Linux for MIPS
[Prev Page][Next Page]
- Re: [RESEND PATCH V2 1/3] Add mmap flag to request pages are locked after page fault
- From: Eric B Munson <emunson@xxxxxxxxxx>
- Re: [RESEND PATCH V2 0/3] Allow user to request memory to be locked on page fault
- From: Andy Lutomirski <luto@xxxxxxxxxxxxxx>
- Re: [RESEND PATCH V2 0/3] Allow user to request memory to be locked on page fault
- From: Eric B Munson <emunson@xxxxxxxxxx>
- [PATCH 3.16.y-ckt 31/71] MIPS: KVM: Do not sign extend on unsigned MMIO load
- From: Luis Henriques <luis.henriques@xxxxxxxxxxxxx>
- [PATCH 3.16.y-ckt 26/71] MIPS: Fix enabling of DEBUG_STACKOVERFLOW
- From: Luis Henriques <luis.henriques@xxxxxxxxxxxxx>
- Re: [PATCH 1/4] MIPS: BMIPS: bcm7346: add nodes for NAND
- From: Jaedon Shin <jaedon.shin@xxxxxxxxx>
- Re: [PATCH 1/4] MIPS: BMIPS: bcm7346: add nodes for NAND
- From: Florian Fainelli <f.fainelli@xxxxxxxxx>
- Re: kexec crash kernel running with watchdog enabled
- From: ebiederm@xxxxxxxxxxxx (Eric W. Biederman)
- Re: kexec crash kernel running with watchdog enabled
- Re: [RESEND PATCH V2 1/3] Add mmap flag to request pages are locked after page fault
- From: Michal Hocko <mhocko@xxxxxxx>
- [PATCH 2/2] MIPS: Fix erroneous JR emulation for MIPS R6
- From: Markos Chandras <markos.chandras@xxxxxxxxxx>
- [PATCH 1/2] MIPS: Fix branch emulation for BLTC and BGEC instructions
- From: Markos Chandras <markos.chandras@xxxxxxxxxx>
- [PATCH 0/2] Branch emulation fixes for MIPS R6
- From: Markos Chandras <markos.chandras@xxxxxxxxxx>
- Re: [RESEND PATCH V2 1/3] Add mmap flag to request pages are locked after page fault
- From: Michal Hocko <mhocko@xxxxxxx>
- [PATCH] MIPS: kernel: traps: Fix broken indentation
- From: Markos Chandras <markos.chandras@xxxxxxxxxx>
- Re: kexec crash kernel running with watchdog enabled
- From: Masami Hiramatsu <masami.hiramatsu.pt@xxxxxxxxxxx>
- [PATCH 4/4] MIPS: BMIPS: bcm7362: add nodes for NAND
- From: Jaedon Shin <jaedon.shin@xxxxxxxxx>
- [PATCH 3/4] MIPS: BMIPS: bcm7360: add nodes for NAND
- From: Jaedon Shin <jaedon.shin@xxxxxxxxx>
- [PATCH 2/4] MIPS: BMIPS: bcm7358: add nodes for NAND
- From: Jaedon Shin <jaedon.shin@xxxxxxxxx>
- [PATCH 1/4] MIPS: BMIPS: bcm7346: add nodes for NAND
- From: Jaedon Shin <jaedon.shin@xxxxxxxxx>
- [PATCH 0/4] MIPS: BMIPS: dts: add NAND device nodes for bcm7xxx platforms
- From: Jaedon Shin <jaedon.shin@xxxxxxxxx>
- kexec crash kernel running with watchdog enabled
- [patch added to the 3.12 stable tree] MIPS: Fix enabling of DEBUG_STACKOVERFLOW
- From: Jiri Slaby <jslaby@xxxxxxx>
- Re: [RESEND PATCH V2 0/3] Allow user to request memory to be locked on page fault
- From: Vlastimil Babka <vbabka@xxxxxxx>
- Re: [RESEND PATCH V2 1/3] Add mmap flag to request pages are locked after page fault
- From: Vlastimil Babka <vbabka@xxxxxxx>
- [PATCH] MIPS: unaligned: fix build error on big endian R6 kernels
- From: James Cowgill <James.Cowgill@xxxxxxxxxx>
- [3.16.y-ckt stable] Patch "MIPS: KVM: Do not sign extend on unsigned MMIO load" has been added to staging queue
- From: Luis Henriques <luis.henriques@xxxxxxxxxxxxx>
- Re: [PATCH v4 12/12] MIPS: Add basic support for the TL-WR1043ND version 1
- From: Antony Pavlov <antonynpavlov@xxxxxxxxx>
- Re: [PATCH v4 12/12] MIPS: Add basic support for the TL-WR1043ND version 1
- From: Antony Pavlov <antonynpavlov@xxxxxxxxx>
- Re: [RESEND PATCH V2 1/3] Add mmap flag to request pages are locked after page fault
- From: Eric B Munson <emunson@xxxxxxxxxx>
- Re: [RESEND PATCH V2 1/3] Add mmap flag to request pages are locked after page fault
- From: Michal Hocko <mhocko@xxxxxxx>
- [PATCH v3 3/3] MIPS: MSA unaligned memory access support
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v3 2/3] MIPS: introduce accessors for MSA vector registers
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v3 1/3] MIPS: declare MSA MI10 instruction formats
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v3 0/3] MSA unaligned memory access support
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [added to the 3.18 stable tree] MIPS: unaligned: Fix regular load/store instruction emulation for EVA
- From: Sasha Levin <sasha.levin@xxxxxxxxxx>
- [PATCH] MIPS: BCM47xx: Simplify handling SPROM revisions
- From: Rafał Miłecki <zajec5@xxxxxxxxx>
- Re: [PATCH 1/2] genirq: add chip_{suspend,resume} PM support to irq_chip
- From: Thomas Gleixner <tglx@xxxxxxxxxxxxx>
- Re: [PATCH v4 12/12] MIPS: Add basic support for the TL-WR1043ND version 1
- From: Alban <albeu@xxxxxxx>
- Re: [PATCH 2/2] IRQCHIP: bcm7120-l2: perform suspend/resume even without installed child IRQs
- From: Florian Fainelli <f.fainelli@xxxxxxxxx>
- Re: [PATCH 1/2] genirq: add chip_{suspend,resume} PM support to irq_chip
- From: Florian Fainelli <f.fainelli@xxxxxxxxx>
- [PATCH 2/2] IRQCHIP: bcm7120-l2: perform suspend/resume even without installed child IRQs
- From: Brian Norris <computersforpeace@xxxxxxxxx>
- [PATCH 1/2] genirq: add chip_{suspend,resume} PM support to irq_chip
- From: Brian Norris <computersforpeace@xxxxxxxxx>
- [PATCH 3.10 20/29] MIPS: Fix enabling of DEBUG_STACKOVERFLOW
- From: Greg Kroah-Hartman <gregkh@xxxxxxxxxxxxxxxxxxx>
- [PATCH 3.14 31/44] MIPS: Fix enabling of DEBUG_STACKOVERFLOW
- From: Greg Kroah-Hartman <gregkh@xxxxxxxxxxxxxxxxxxx>
- [PATCH 4.0 067/105] MIPS: KVM: Do not sign extend on unsigned MMIO load
- From: Greg Kroah-Hartman <gregkh@xxxxxxxxxxxxxxxxxxx>
- [PATCH 4.0 066/105] MIPS: Fix enabling of DEBUG_STACKOVERFLOW
- From: Greg Kroah-Hartman <gregkh@xxxxxxxxxxxxxxxxxxx>
- [PATCH 4.0 065/105] MIPS: ralink: Fix clearing the illegal access interrupt
- From: Greg Kroah-Hartman <gregkh@xxxxxxxxxxxxxxxxxxx>
- Re: [PATCH] MIPS: KVM: do not sign extend on unsigned MMIO load
- From: Greg KH <greg@xxxxxxxxx>
- Re: [RESEND PATCH V2 1/3] Add mmap flag to request pages are locked after page fault
- From: Eric B Munson <emunson@xxxxxxxxxx>
- Re: [RESEND PATCH V2 1/3] Add mmap flag to request pages are locked after page fault
- From: Michal Hocko <mhocko@xxxxxxx>
- Re: [musl] musl-libc/MIPS: detached thread exit broken since kernel commit 46e12c07b
- From: Rich Felker <dalias@xxxxxxxx>
- Re: [musl] musl-libc/MIPS: detached thread exit broken since kernel commit 46e12c07b
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [musl] musl-libc/MIPS: detached thread exit broken since kernel commit 46e12c07b
- From: Rich Felker <dalias@xxxxxxxx>
- musl-libc/MIPS: detached thread exit broken since kernel commit 46e12c07b
- From: Matthias Schiffer <mschiffer@xxxxxxxxxxxxxxxxxxxx>
- [PATCH] irqchip: bcm7120-l2: use of_io_request_and_map() to claim iomem
- From: Brian Norris <computersforpeace@xxxxxxxxx>
- Re: [PATCH 01/44] kernel: Add support for poweroff handler call chain
- From: Stephen Boyd <sboyd@xxxxxxxxxxxxxx>
- Re: [RESEND PATCH V2 1/3] Add mmap flag to request pages are locked after page fault
- From: Eric B Munson <emunson@xxxxxxxxxx>
- Re: [PATCH] MIPS: Add platform specific secondary core init
- From: Qais Yousef <qais.yousef@xxxxxxxxxx>
- Re: [PATCH] MIPS: CPS: Guard mips_mt_set_cpuoptions call
- From: Markos Chandras <Markos.Chandras@xxxxxxxxxx>
- [PATCH] MIPS: CPS: Guard mips_mt_set_cpuoptions call
- From: Tony Wu <tung7970@xxxxxxxxx>
- Re: [PATCH 01/44] kernel: Add support for poweroff handler call chain
- From: Guenter Roeck <linux@xxxxxxxxxxxx>
- Re: [RESEND PATCH V2 1/3] Add mmap flag to request pages are locked after page fault
- From: Michal Hocko <mhocko@xxxxxxx>
- [PATCH] MIPS: Add platform specific secondary core init
- From: Tony Wu <tung7970@xxxxxxxxx>
- Re: [PATCH 01/44] kernel: Add support for poweroff handler call chain
- From: Frans Klaver <fransklaver@xxxxxxxxx>
- Re: [PATCH 01/44] kernel: Add support for poweroff handler call chain
- From: Guenter Roeck <linux@xxxxxxxxxxxx>
- Re: [PATCH 01/44] kernel: Add support for poweroff handler call chain
- From: Frans Klaver <fransklaver@xxxxxxxxx>
- Re: [PATCH 01/44] kernel: Add support for poweroff handler call chain
- From: Stephen Boyd <sboyd@xxxxxxxxxxxxxx>
- [PATCH] MIPS: replace add and sub instructions in relocate_kernel.S with addiu
- From: James Cowgill <James.Cowgill@xxxxxxxxxx>
- [PATCH v2 1/8] MIPS: Loongson: Add basic Loongson-1A CPU support
- From: Binbin Zhou <zhoubb@xxxxxxxxxx>
- [PATCH v2 8/8] MIPS: Loongson: Add a Loongson-1A default config file
- From: Binbin Zhou <zhoubb@xxxxxxxxxx>
- [PATCH v2 7/8] MIPS: Loongson-1A: Enable SPARSEMEN and HIGHMEM
- From: Binbin Zhou <zhoubb@xxxxxxxxxx>
- [PATCH v2 6/8] MIPS: Loongson-1A: Add IRQ type setting support
- From: Binbin Zhou <zhoubb@xxxxxxxxxx>
- [PATCH v2 5/8] MIPS: Loongson-1A: Workaround for pll register can't be read
- From: Binbin Zhou <zhoubb@xxxxxxxxxx>
- [PATCH v2 4/8] MIPS: Loongson: Add loongson-1A board support
- From: Binbin Zhou <zhoubb@xxxxxxxxxx>
- [PATCH v2 3/8] MIPS: Loongson: Add platform devices for Loongson-1A/1B
- From: Binbin Zhou <zhoubb@xxxxxxxxxx>
- [PATCH v2 2/8] MIPS: Loongson: Add Loongson-1A Kconfig options
- From: Binbin Zhou <zhoubb@xxxxxxxxxx>
- [PATCH v2 0/8] MIPS: Loongson: Add the Loongson-1A processor support
- From: Binbin Zhou <zhoubb@xxxxxxxxxx>
- [PATCH v2] MIPS: don't use module_init in non-modular cobalt/mtd.c file
- From: Paul Gortmaker <paul.gortmaker@xxxxxxxxxxxxx>
- [PATCH] mips: add module.h to cobalt/mtd.c to avoid compile fail
- From: Paul Gortmaker <paul.gortmaker@xxxxxxxxxxxxx>
- Re: [RESEND PATCH V2 0/3] Allow user to request memory to be locked on page fault
- From: Eric B Munson <emunson@xxxxxxxxxx>
- Re: [RESEND PATCH V2 0/3] Allow user to request memory to be locked on page fault
- From: Eric B Munson <emunson@xxxxxxxxxx>
- Re: [PATCH] gitignore: Add MIPS vmlinux.32 to the list
- From: Michal Marek <mmarek@xxxxxxx>
- Re: [PATCH v4 12/12] MIPS: Add basic support for the TL-WR1043ND version 1
- From: Antony Pavlov <antonynpavlov@xxxxxxxxx>
- Re: [PATCH] gitignore: Add MIPS vmlinux.32 to the list
- From: Florian Fainelli <f.fainelli@xxxxxxxxx>
- Re: [PATCH] irqchip: mips-gic: don't nest calls to do_IRQ()
- From: Andrew Bresticker <abrestic@xxxxxxxxxxxx>
- Re: [PATCH] MIPS: KVM: do not sign extend on unsigned MMIO load
- From: Luis Henriques <luis.henriques@xxxxxxxxxxxxx>
- Re: [RESEND PATCH V2 0/3] Allow user to request memory to be locked on page fault
- From: Vlastimil Babka <vbabka@xxxxxxx>
- [3.16.y-ckt stable] Patch "MIPS: Fix enabling of DEBUG_STACKOVERFLOW" has been added to staging queue
- From: Luis Henriques <luis.henriques@xxxxxxxxxxxxx>
- [PATCH] MPI: fix compilation error with GCC 5.1
- From: Jaedon Shin <jaedon.shin@xxxxxxxxx>
- [PATCH] irqchip: mips-gic: don't nest calls to do_IRQ()
- From: Rabin Vincent <rabin.vincent@xxxxxxxx>
- Re: [RESEND PATCH V2 0/3] Allow user to request memory to be locked on page fault
- From: Eric B Munson <emunson@xxxxxxxxxx>
- Re: [RESEND PATCH V2 0/3] Allow user to request memory to be locked on page fault
- From: Andrew Morton <akpm@xxxxxxxxxxxxxxxxxxxx>
- Re: [RESEND PATCH V2 0/3] Allow user to request memory to be locked on page fault
- From: Eric B Munson <emunson@xxxxxxxxxx>
- Re: Generic kernel features that need architecture(mips) support
- From: Jonathan Corbet <corbet@xxxxxxx>
- Re: Generic kernel features that need architecture(mips) support
- From: Ingo Molnar <mingo@xxxxxxxxxx>
- Re: [PATCH linux-next] MIPS: pci-ar71xx: Fix left over reference to ath79_ddr_base
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [RESEND PATCH V2 0/3] Allow user to request memory to be locked on page fault
- From: Andrew Morton <akpm@xxxxxxxxxxxxxxxxxxxx>
- Re: [PATCH v4 12/12] MIPS: Add basic support for the TL-WR1043ND version 1
- From: Alban <albeu@xxxxxxx>
- [PATCH] MIPS: BCM47XX: Move NVRAM driver to the drivers/firmware/
- From: Rafał Miłecki <zajec5@xxxxxxxxx>
- [PATCH linux-next] MIPS: pci-ar71xx: Fix left over reference to ath79_ddr_base
- From: Alban Bedel <albeu@xxxxxxx>
- Re: [PATCH] MIPS: bugfix of local_r4k_flush_icache_range - added L2 flush
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- Re: Generic kernel features that need architecture(mips) support
- From: Xose Vazquez Perez <xose.vazquez@xxxxxxxxx>
- Re: HAVE_CMPXCHG_LOCAL arch support.
- From: Peter Zijlstra <peterz@xxxxxxxxxxxxx>
- HAVE_CMPXCHG_LOCAL arch support.
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- [PATCH 3.12 108/111] MIPS: KVM: Do not sign extend on unsigned MMIO load
- From: Jiri Slaby <jslaby@xxxxxxx>
- Re: Generic kernel features that need architecture(mips) support
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- [RESEND PATCH V2 1/3] Add mmap flag to request pages are locked after page fault
- From: Eric B Munson <emunson@xxxxxxxxxx>
- [RESEND PATCH V2 2/3] Add mlockall flag for locking pages on fault
- From: Eric B Munson <emunson@xxxxxxxxxx>
- [RESEND PATCH V2 0/3] Allow user to request memory to be locked on page fault
- From: Eric B Munson <emunson@xxxxxxxxxx>
- [patch added to the 3.12 stable tree] MIPS: KVM: Do not sign extend on unsigned MMIO load
- From: Jiri Slaby <jslaby@xxxxxxx>
- Re: [PATCH] MIPS: KVM: do not sign extend on unsigned MMIO load
- From: Jiri Slaby <jslaby@xxxxxxx>
- Re: [PATCH] MIPS: bugfix of local_r4k_flush_icache_range - added L2 flush
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH 3/4] mips: make loongsoon serial driver explicitly modular
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH 3/4] mips: make loongsoon serial driver explicitly modular
- From: Paul Gortmaker <paul.gortmaker@xxxxxxxxxxxxx>
- Re: Upgrade of linux-mips.org
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: Upgrade of linux-mips.org
- From: "Steven J. Hill" <Steven.Hill@xxxxxxxxxx>
- Re: [PATCH 3/4] mips: make loongsoon serial driver explicitly modular
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH] ssb: fix handling of ssb_pmu_get_alp_clock()
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Generic kernel features that need architecture(mips) support
- From: Xose Vazquez Perez <xose.vazquez@xxxxxxxxx>
- Re: [PATCH v4 12/12] MIPS: Add basic support for the TL-WR1043ND version 1
- From: Antony Pavlov <antonynpavlov@xxxxxxxxx>
- Re: [PATCH v2 1/2] clk: change clk_ops' ->round_rate() prototype
- From: Jon Hunter <jonathanh@xxxxxxxxxx>
- Re: [PATCH] MIPS: KVM: do not sign extend on unsigned MMIO load
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH] MIPS: BCM47XX: Don't select BCMA_HOST_PCI
- From: Rafał Miłecki <zajec5@xxxxxxxxx>
- Re: [PATCH] ssb: fix handling of ssb_pmu_get_alp_clock()
- From: Michael Büsch <m@xxxxxxx>
- [PATCH] ssb: fix handling of ssb_pmu_get_alp_clock()
- From: Hauke Mehrtens <hauke@xxxxxxxxxx>
- Re: [PATCH V2] MIPS: BCM47XX: Add helper variable for storing NVRAM length
- From: Hauke Mehrtens <hauke@xxxxxxxxxx>
- [PATCH V2] MIPS: BCM47XX: Add helper variable for storing NVRAM length
- From: Rafał Miłecki <zajec5@xxxxxxxxx>
- Re: [PATCH] MIPS: BCM47XX: Add helper variable for storing NVRAM length
- From: Hauke Mehrtens <hauke@xxxxxxxxxx>
- [PATCH] MIPS: BCM47XX: Add helper variable for storing NVRAM length
- From: Rafał Miłecki <zajec5@xxxxxxxxx>
- Re: [PATCH v2 2/2]: MIPS: IP27: Xtalk detection cleanups
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- Re: [PATCH 1/3] MIPS: R6: Use lightweight SYNC instruction in smp_* memory barriers
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- Re: [PATCH -next] MIPS: traps: Add missing include file
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH -next] MIPS: traps: Add missing include file
- From: Sergei Shtylyov <sergei.shtylyov@xxxxxxxxxxxxxxxxxx>
- [PATCH -next] MIPS: traps: Add missing include file
- From: Guenter Roeck <linux@xxxxxxxxxxxx>
- Re: [PATCH 1/3] MIPS: R6: Use lightweight SYNC instruction in smp_* memory barriers
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH v2 2/2]: MIPS: IP27: Xtalk detection cleanups
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH v2 1/2] clk: change clk_ops' ->round_rate() prototype
- From: Boris Brezillon <boris.brezillon@xxxxxxxxxxxxxxxxxx>
- Re: [PATCH v2 1/2] clk: change clk_ops' ->round_rate() prototype
- From: Boris Brezillon <boris.brezillon@xxxxxxxxxxxxxxxxxx>
- Re: [PATCH] MIPS: optimise non-EVA kernel user memory accesses
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [Patch v3 35/36] genirq: Pass irq_data to helper function __irq_set_chip_handler_name_locked()
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [Patch v3 21/36] mips, irq: Use access helper irq_data_get_affinity_mask()
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH v2 1/2] clk: change clk_ops' ->round_rate() prototype
- From: Jon Hunter <jonathanh@xxxxxxxxxx>
- Re: [PATCH] MIPS: strnlen_user.S: Fix a CPU_DADDI_WORKAROUNDS regression
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [RFT v2 31/48] irqchip: Prepare for killing the first parameter 'irq' of irq_flow_handler_t
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [RFT v2 25/48] mips, irq: Prepare for killing the first parameter 'irq' of irq_flow_handler_t
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH 0/6] MIPS/BPF fixes for 4.3
- From: Markos Chandras <Markos.Chandras@xxxxxxxxxx>
- Re: [PATCH 0/6] MIPS/BPF fixes for 4.3
- From: Markos Chandras <Markos.Chandras@xxxxxxxxxx>
- Re: [PATCH] MIPS: Loongson-3: Fix a cpu-hotplug issue in loongson3_ipi_interrupt()
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH] MIPS: Fix enabling of DEBUG_STACKOVERFLOW
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH 5/7] PCI: Remove unnecessary #includes of <asm/pci.h>
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH 5/7] PCI: Remove unnecessary #includes of <asm/pci.h>
- From: Simon Horman <horms@xxxxxxxxxxxx>
- Re: [PATCH v2 1/2] clk: change clk_ops' ->round_rate() prototype
- From: Paul Walmsley <paul@xxxxxxxxx>
- [PATCH 5/7] PCI: Remove unnecessary #includes of <asm/pci.h>
- From: Bjorn Helgaas <bhelgaas@xxxxxxxxxx>
- Re: [PATCH 3/3] clk: pistachio: Add sanity checks on PLL configuration
- From: Stephen Boyd <sboyd@xxxxxxxxxxxxxx>
- Re: [PATCH 2/3] clk: pistachio: Lock the PLL when enabled upon rate change
- From: Stephen Boyd <sboyd@xxxxxxxxxxxxxx>
- Re: [PATCH 1/3] clk: pistachio: Add a pll_lock() helper for clarity
- From: Stephen Boyd <sboyd@xxxxxxxxxxxxxx>
- Re: [PATCH 0/6] MIPS/BPF fixes for 4.3
- From: David Miller <davem@xxxxxxxxxxxxx>
- Re: of: clean-up unnecessary libfdt include paths
- From: Rob Herring <robh@xxxxxxxxxx>
- Re: [PATCH 0/6] MIPS/BPF fixes for 4.3
- From: Alexei Starovoitov <ast@xxxxxxxxxxxx>
- ADMIN: Patchwork fixed, backlog.
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- [PATCH] MIPS: Fix enabling of DEBUG_STACKOVERFLOW
- From: James Hogan <james.hogan@xxxxxxxxxx>
- Re: [RFT v2 39/48] genirq, mips: Kill the first parameter 'irq' of irq_flow_handler_t
- From: Sergey Ryazanov <ryazanov.s.a@xxxxxxxxx>
- Re: [RFT v2 03/48] MIPS, irq: Use irq_desc_get_xxx() to avoid redundant lookup of irq_desc
- From: Sergey Ryazanov <ryazanov.s.a@xxxxxxxxx>
- Re: [PATCH] MIPS: asm: pgtable-bits: Add R6 support for PTE RI/XI bits
- From: Markos Chandras <Markos.Chandras@xxxxxxxxxx>
- [PATCH 6/6] MIPS: net: BPF: Introduce BPF ASM helpers
- From: Markos Chandras <markos.chandras@xxxxxxxxxx>
- [PATCH 5/6] MIPS: net: BPF: Use BPF register names to describe the ABI
- From: Markos Chandras <markos.chandras@xxxxxxxxxx>
- [PATCH 4/6] MIPS: net: BPF: Move register definition to the BPF header
- From: Markos Chandras <markos.chandras@xxxxxxxxxx>
- [PATCH 3/6] MIPS: net: BPF: Fix stack pointer allocation
- From: Markos Chandras <markos.chandras@xxxxxxxxxx>
- [PATCH 2/6] MIPS: net: BPF: Replace RSIZE with SZREG
- From: Markos Chandras <markos.chandras@xxxxxxxxxx>
- [PATCH 1/6] MIPS: net: BPF: Free up some callee-saved registers
- From: Markos Chandras <markos.chandras@xxxxxxxxxx>
- [PATCH 0/6] MIPS/BPF fixes for 4.3
- From: Markos Chandras <markos.chandras@xxxxxxxxxx>
- Re: of: clean-up unnecessary libfdt include paths
- From: Michael Ellerman <mpe@xxxxxxxxxxxxxx>
- Re: [PATCH] of: clean-up unnecessary libfdt include paths
- From: Grant Likely <grant.likely@xxxxxxxxxx>
- Re: [PATCH 1/3] MIPS: prepare for user enabling of CONFIG_OF
- From: Grant Likely <grant.likely@xxxxxxxxxx>
- IP30: Oops if 'cat /proc/iomem', and kexec for 64bit?
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- [PATCH] MIPS: Loongson-3: Fix a cpu-hotplug issue in loongson3_ipi_interrupt()
- From: Huacai Chen <chenhc@xxxxxxxxxx>
- Re: [PATCH v3] clk: change clk_ops' ->determine_rate() prototype
- From: Boris Brezillon <boris.brezillon@xxxxxxxxxxxxxxxxxx>
- Re: [RFT v2 46/48] genirq, irqchip: Kill the first parameter 'irq' of irq_flow_handler_t
- From: Krzysztof Kozlowski <k.kozlowski@xxxxxxxxxxx>
- [RFT v2 46/48] genirq, irqchip: Kill the first parameter 'irq' of irq_flow_handler_t
- From: Jiang Liu <jiang.liu@xxxxxxxxxxxxxxx>
- [RFT v2 39/48] genirq, mips: Kill the first parameter 'irq' of irq_flow_handler_t
- From: Jiang Liu <jiang.liu@xxxxxxxxxxxxxxx>
- [RFT v2 31/48] irqchip: Prepare for killing the first parameter 'irq' of irq_flow_handler_t
- From: Jiang Liu <jiang.liu@xxxxxxxxxxxxxxx>
- [RFT v2 25/48] mips, irq: Prepare for killing the first parameter 'irq' of irq_flow_handler_t
- From: Jiang Liu <jiang.liu@xxxxxxxxxxxxxxx>
- [RFT v2 03/48] MIPS, irq: Use irq_desc_get_xxx() to avoid redundant lookup of irq_desc
- From: Jiang Liu <jiang.liu@xxxxxxxxxxxxxxx>
- Re: [PATCH v3] MIPS: R12000: Enable branch prediction global history
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- Re: ADMIN: Patchwork outage
- From: Huacai Chen <chenhuacai@xxxxxxxxx>
- Re: [PATCH v3] clk: change clk_ops' ->determine_rate() prototype
- From: Stephen Boyd <sboyd@xxxxxxxxxxxxxx>
- Re: [PATCH v5 30/37] clk: ingenic: add JZ4780 CGU support
- From: Michael Turquette <mturquette@xxxxxxxxxx>
- Re: [PATCH V2 0/3] Pistachio USB2.0 PHY
- From: Andrew Bresticker <abrestic@xxxxxxxxxxxx>
- Re: [PATCH V2 0/3] Pistachio USB2.0 PHY
- From: Andrew Bresticker <abrestic@xxxxxxxxxxxx>
- [PATCH 4.0 122/148] MIPS: fix FP mode selection in lieu of .MIPS.abiflags data
- From: Greg Kroah-Hartman <gregkh@xxxxxxxxxxxxxxxxxxx>
- Re: [PATCH] of: clean-up unnecessary libfdt include paths
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH 1/3] MIPS: prepare for user enabling of CONFIG_OF
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH v3] MIPS: R12000: Enable branch prediction global history
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH] MIPS: IP27: Update/restructure CPU overrides
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH] MIPS: c-r4k: Fix typo in probe_scache()
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH 3/4] mips: make loongsoon serial driver explicitly modular
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH] MIPS: Avoid an FPE exception in FCSR mask probing
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH v2] clk: pistachio: Add sanity checks on PLL configuration
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH v2] MIPS: get rid of 'kgdb_early_setup' cruft
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH v4 00/12] MIPS: ath79: Add OF support and DTS for TL-WR1043ND
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- ADMIN: Patchwork outage
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH V2 0/3] Pistachio USB2.0 PHY
- From: Kishon Vijay Abraham I <kishon@xxxxxx>
- [PATCH] of: clean-up unnecessary libfdt include paths
- From: Rob Herring <robh@xxxxxxxxxx>
- Re: [PATCH 1/3] MIPS: R6: Use lightweight SYNC instruction in smp_* memory barriers
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- Re: [PATCH 1/3] MIPS: R6: Use lightweight SYNC instruction in smp_* memory barriers
- From: David Daney <ddaney.cavm@xxxxxxxxx>
- [PATCH 1/3] MIPS: prepare for user enabling of CONFIG_OF
- From: Rob Herring <robh@xxxxxxxxxx>
- Re: [PATCH 3/4] mips: make loongsoon serial driver explicitly modular
- From: Paul Gortmaker <paul.gortmaker@xxxxxxxxxxxxx>
- [PATCH v3] MIPS: R12000: Enable branch prediction global history
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- [PATCH] MIPS: IP27: Update/restructure CPU overrides
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- Re: [PATCH 3/4] mips: make loongsoon serial driver explicitly modular
- From: Paul Bolle <pebolle@xxxxxxxxxx>
- Re: [PATCH] MIPS: c-r4k: Fix typo in probe_scache()
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- [PATCH] MIPS: c-r4k: Fix typo in probe_scache()
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- Re: [PATCH] MIPS: Avoid an FPE exception in FCSR mask probing
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- [PATCH 0/4] Relocate module code from init.h to module.h
- From: Paul Gortmaker <paul.gortmaker@xxxxxxxxxxxxx>
- [PATCH 3/4] mips: make loongsoon serial driver explicitly modular
- From: Paul Gortmaker <paul.gortmaker@xxxxxxxxxxxxx>
- Re: [PATCH 0/3] MIPS: SMP memory barriers: lightweight sync, acquire-release
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH 0/3] MIPS: SMP memory barriers: lightweight sync, acquire-release
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- Re: IP27: R14000: Unexpected General Exception in cpu_set_fpu_fcsr_mask()
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- Re: [PATCH 2/3] MIPS: enforce LL-SC loop enclosing with SYNC (ACQUIRE and RELEASE)
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- Re: [PATCH 2/3] MIPS: enforce LL-SC loop enclosing with SYNC (ACQUIRE and RELEASE)
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- Re: [PATCH 1/3] MIPS: R6: Use lightweight SYNC instruction in smp_* memory barriers
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- [PATCH V2 1/3] Add mmap flag to request pages are locked after page fault
- From: Eric B Munson <emunson@xxxxxxxxxx>
- [PATCH V2 2/3] Add mlockall flag for locking pages on fault
- From: Eric B Munson <emunson@xxxxxxxxxx>
- [PATCH V2 0/3] Allow user to request memory to be locked on page fault
- From: Eric B Munson <emunson@xxxxxxxxxx>
- [PATCH] MIPS: Avoid an FPE exception in FCSR mask probing
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- Re: [PATCH 1/3] MIPS: R6: Use lightweight SYNC instruction in smp_* memory barriers
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- Re: CONFIG_64BIT && CONFIG_MIPS_HUGE_TLB_SUPPORT build broken
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- Re: [RESEND PATCH 0/3] Allow user to request memory to be locked on page fault
- From: Eric B Munson <emunson@xxxxxxxxxx>
- [PATCH v2] clk: pistachio: Add sanity checks on PLL configuration
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- Re: [PATCH 3/3] MIPS: bugfix - replace smp_mb with release barrier function in unlocks
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH 1/3] MIPS: R6: Use lightweight SYNC instruction in smp_* memory barriers
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH 1/3] MIPS: R6: Use lightweight SYNC instruction in smp_* memory barriers
- From: Luc Van Oostenryck <luc.vanoostenryck@xxxxxxxxx>
- Re: [PATCH 3/3] MIPS: bugfix - replace smp_mb with release barrier function in unlocks
- From: James Hogan <james.hogan@xxxxxxxxxx>
- Re: IP27: R14000: Unexpected General Exception in cpu_set_fpu_fcsr_mask()
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- Re: [PATCH 2/3] MIPS: enforce LL-SC loop enclosing with SYNC (ACQUIRE and RELEASE)
- From: James Hogan <james.hogan@xxxxxxxxxx>
- Re: IP27: R14000: Unexpected General Exception in cpu_set_fpu_fcsr_mask()
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- Re: [PATCH 1/3] MIPS: R6: Use lightweight SYNC instruction in smp_* memory barriers
- From: James Hogan <james.hogan@xxxxxxxxxx>
- Re: [PATCH 1/3] MIPS: R6: Use lightweight SYNC instruction in smp_* memory barriers
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- Re: [PATCH 0/3] MIPS: SMP memory barriers: lightweight sync, acquire-release
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH 0/3] MIPS: SMP memory barriers: lightweight sync, acquire-release
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- [PATCH 3/3] MIPS: bugfix - replace smp_mb with release barrier function in unlocks
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- [PATCH 2/3] MIPS: enforce LL-SC loop enclosing with SYNC (ACQUIRE and RELEASE)
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- [PATCH 0/3] MIPS: SMP memory barriers: lightweight sync, acquire-release
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- [PATCH 1/3] MIPS: R6: Use lightweight SYNC instruction in smp_* memory barriers
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- Re: [PATCH 0/5] Remove s390 sw-emulated hugepages and cleanup
- From: Dominik Dingel <dingel@xxxxxxxxxxxxxxxxxx>
- Re: IP30: SMP, Almost there?
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- Re: IP27: R14000: Unexpected General Exception in cpu_set_fpu_fcsr_mask()
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: MIPS/IRQCHIP: some remainders of IRQ_CPU
- From: Valentin Rothberg <valentinrothberg@xxxxxxxxx>
- Re: IP27: R14000: Unexpected General Exception in cpu_set_fpu_fcsr_mask()
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- Re: IP27: R14000: Unexpected General Exception in cpu_set_fpu_fcsr_mask()
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: MIPS/IRQCHIP: some remainders of IRQ_CPU
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: IP30: SMP, Almost there?
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH]: MIPS: oprofile: Distinguish R14000 from R12000
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- MIPS/IRQCHIP: some remainders of IRQ_CPU
- From: Valentin Rothberg <valentinrothberg@xxxxxxxxx>
- Upgrade of linux-mips.org
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: IP27: R14000: Unexpected General Exception in cpu_set_fpu_fcsr_mask()
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- [Patch v3 35/36] genirq: Pass irq_data to helper function __irq_set_chip_handler_name_locked()
- From: Jiang Liu <jiang.liu@xxxxxxxxxxxxxxx>
- [Patch v3 21/36] mips, irq: Use access helper irq_data_get_affinity_mask()
- From: Jiang Liu <jiang.liu@xxxxxxxxxxxxxxx>
- Re: [PATCH 0/5] Remove s390 sw-emulated hugepages and cleanup
- From: Christian Borntraeger <borntraeger@xxxxxxxxxx>
- Re: IP30: SMP, Almost there!
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- CONFIG_64BIT && CONFIG_MIPS_HUGE_TLB_SUPPORT build broken
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- Re: IP30: SMP, Almost there?
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- Re: IP27: R14000: Unexpected General Exception in cpu_set_fpu_fcsr_mask()
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- Re: IP27: R14000: Unexpected General Exception in cpu_set_fpu_fcsr_mask()
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- Re: [PATCH v5 34/37] serial: 8250_ingenic: support for Ingenic SoC UARTs
- From: Greg Kroah-Hartman <gregkh@xxxxxxxxxxxxxxxxxxx>
- [PATCH v2] MIPS: get rid of 'kgdb_early_setup' cruft
- From: Sergei Shtylyov <sergei.shtylyov@xxxxxxxxxxxxxxxxxx>
- [PATCH] MIPSL get rid of 'kgdb_early_setup' cruft
- From: Sergei Shtylyov <sergei.shtylyov@xxxxxxxxxxxxxxxxxx>
- Re: [PATCH v4 03/12] devicetree: Add bindings for the ATH79 DDR controllers
- From: Sergei Shtylyov <sergei.shtylyov@xxxxxxxxxxxxxxxxxx>
- Re: [PATCH v4 05/12] devicetree: Add bindings for the ATH79 MISC interrupt controllers
- From: Sergey Ryazanov <ryazanov.s.a@xxxxxxxxx>
- [PATCH v4 12/12] MIPS: Add basic support for the TL-WR1043ND version 1
- From: Alban Bedel <albeu@xxxxxxx>
- [PATCH v4 11/12] of: Add vendor prefix for TP-Link Technologies Co. Ltd
- From: Alban Bedel <albeu@xxxxxxx>
- [PATCH v4 10/12] MIPS: ath79: Add OF support to the GPIO driver
- From: Alban Bedel <albeu@xxxxxxx>
- [PATCH v4 09/12] devicetree: Add bindings for the ATH79 GPIO controllers
- From: Alban Bedel <albeu@xxxxxxx>
- [PATCH v4 08/12] MIPS: ath79: Add OF support to the clocks
- From: Alban Bedel <albeu@xxxxxxx>
- [PATCH v4 07/12] devicetree: Add bindings for the ATH79 PLL controllers
- From: Alban Bedel <albeu@xxxxxxx>
- [PATCH v4 06/12] MIPS: ath79: Add OF support to the IRQ controllers
- From: Alban Bedel <albeu@xxxxxxx>
- [PATCH v4 05/12] devicetree: Add bindings for the ATH79 MISC interrupt controllers
- From: Alban Bedel <albeu@xxxxxxx>
- [PATCH v4 04/12] devicetree: Add bindings for the ATH79 interrupt controllers
- From: Alban Bedel <albeu@xxxxxxx>
- [PATCH v4 03/12] devicetree: Add bindings for the ATH79 DDR controllers
- From: Alban Bedel <albeu@xxxxxxx>
- [PATCH v4 02/12] MIPS: ath79: Add basic device tree support
- From: Alban Bedel <albeu@xxxxxxx>
- [PATCH v4 01/12] devicetree: Add bindings for the SoC of the ATH79 family
- From: Alban Bedel <albeu@xxxxxxx>
- [PATCH v4 00/12] MIPS: ath79: Add OF support and DTS for TL-WR1043ND
- From: Alban Bedel <albeu@xxxxxxx>
- IP27: R14000: Unexpected General Exception in cpu_set_fpu_fcsr_mask()
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- Re: [PATCH V2] mips: bcm47xx: allow retrieval of complete nvram contents
- From: Arend van Spriel <arend@xxxxxxxxxxxx>
- Re: [PATCH V2] mips: bcm47xx: allow retrieval of complete nvram contents
- From: Hauke Mehrtens <hauke@xxxxxxxxxx>
- Re: [PATCH V2] mips: bcm47xx: allow retrieval of complete nvram contents
- From: Arend van Spriel <arend@xxxxxxxxxxxx>
- Re: [PATCH V2] mips: bcm47xx: allow retrieval of complete nvram contents
- From: Hauke Mehrtens <hauke@xxxxxxxxxx>
- Re: [PATCH V2] mips: bcm47xx: allow retrieval of complete nvram contents
- From: Arend van Spriel <arend@xxxxxxxxxxxx>
- Re: [PATCH V2] mips: bcm47xx: allow retrieval of complete nvram contents
- From: Arend van Spriel <arend@xxxxxxxxxxxx>
- Re: [PATCH V2] mips: bcm47xx: allow retrieval of complete nvram contents
- From: Hauke Mehrtens <hauke@xxxxxxxxxx>
- Re: [PATCH] MAINTAINERS: Add Broadcom BCM47xx entry
- From: Hauke Mehrtens <hauke@xxxxxxxxxx>
- [RESEND PATCH 2/3] Add mlockall flag for locking pages on fault
- From: Eric B Munson <emunson@xxxxxxxxxx>
- [RESEND PATCH 1/3] Add flag to request pages are locked after page fault
- From: Eric B Munson <emunson@xxxxxxxxxx>
- [RESEND PATCH 0/3] Allow user to request memory to be locked on page fault
- From: Eric B Munson <emunson@xxxxxxxxxx>
- [PATCH] MIPS: asm: pgtable-bits: Add R6 support for PTE RI/XI bits
- From: Markos Chandras <markos.chandras@xxxxxxxxxx>
- Re: [PATCH] MIPS: ath79: fix build problem if CONFIG_BLK_DEV_INITRD is not set
- From: Laurent Fasnacht <l@xxxxxxxxx>
- [PATCH] MAINTAINERS: Add Broadcom BCM47xx entry
- From: Rafał Miłecki <zajec5@xxxxxxxxx>
- Re: [PATCH 8/9] bus: brcmstb_gisb: Honor the "big-endian" and "native-endian" DT properties
- From: Florian Fainelli <f.fainelli@xxxxxxxxx>
- Re: [PATCH v2 03/10] MIPS: mipsregs.h: Add EntryLo bit definitions
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- [PATCH] MIPS: bugfix of local_r4k_flush_icache_range - added L2 flush
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- Re: [PATCH] MIPS: BMIPS: fix bmips_wr_vec()
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH] MIPS: strnlen_user.S: Fix a CPU_DADDI_WORKAROUNDS regression
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH] MIPS: BMIPS: fix bmips_wr_vec()
- From: Petri Gynther <pgynther@xxxxxxxxxx>
- Re: [PATCH] MIPS: strnlen_user.S: Fix a CPU_DADDI_WORKAROUNDS regression
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- Re: [PATCH v2] MIPS: Octeon: Set OHCI and EHCI MMIO byte order to match CPU
- From: Alan Stern <stern@xxxxxxxxxxxxxxxxxxx>
- Re: [PATCH] MIPS: strnlen_user.S: Fix a CPU_DADDI_WORKAROUNDS regression
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH] MIPS: BMIPS: fix bmips_wr_vec()
- From: Kevin Cernekee <cernekee@xxxxxxxxx>
- [PATCH] MIPS: strnlen_user.S: Fix a CPU_DADDI_WORKAROUNDS regression
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- Re: [PATCH] MIPS: BMIPS: fix bmips_wr_vec()
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH] MIPS: BMIPS: fix bmips_wr_vec()
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH] MIPS: ath79: fix build problem if CONFIG_BLK_DEV_INITRD is not set
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH 3/5] mm/hugetlb: remove arch_prepare/release_hugepage from arch headers
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- [PATCH 0/5] Remove s390 sw-emulated hugepages and cleanup
- From: Dominik Dingel <dingel@xxxxxxxxxxxxxxxxxx>
- [PATCH 2/5] mm/hugetlb: remove unused arch hook prepare/release_hugepage
- From: Dominik Dingel <dingel@xxxxxxxxxxxxxxxxxx>
- [PATCH 5/5] s390/mm: forward check for huge pmds to pmd_large()
- From: Dominik Dingel <dingel@xxxxxxxxxxxxxxxxxx>
- [PATCH 4/5] s390/hugetlb: remove dead code for sw emulated huge pages
- From: Dominik Dingel <dingel@xxxxxxxxxxxxxxxxxx>
- [PATCH 1/5] s390/mm: make hugepages_supported a boot time decision
- From: Dominik Dingel <dingel@xxxxxxxxxxxxxxxxxx>
- [PATCH 3/5] mm/hugetlb: remove arch_prepare/release_hugepage from arch headers
- From: Dominik Dingel <dingel@xxxxxxxxxxxxxxxxxx>
- Re: [PATCH] MIPS: BMIPS: fix bmips_wr_vec()
- From: Kevin Cernekee <cernekee@xxxxxxxxx>
- Re: [PATCH v2] MIPS: Octeon: Set OHCI and EHCI MMIO byte order to match CPU
- From: Ben Hutchings <ben@xxxxxxxxxxxxxxx>
- [PATCH 3.13.y-ckt 31/95] MIPS: Hibernate: flush TLB entries earlier
- From: Kamal Mostafa <kamal@xxxxxxxxxxxxx>
- [PATCH] MIPS: ath79: fix build problem if CONFIG_BLK_DEV_INITRD is not set
- From: Laurent Fasnacht <l@xxxxxxxxx>
- Re: [PATCH] MIPS: BMIPS: fix bmips_wr_vec()
- From: Florian Fainelli <f.fainelli@xxxxxxxxx>
- [PATCH] MIPS: DEC: Update CPU overrides
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- [PATCH 3/3] MIPS: tlb-r3k: Optimise a TLBWI barrier in TLB invalidation
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- [PATCH 2/3] MIPS: tlb-r3k: Move CP0.Wired register initialisation to `tlb_init'
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- [PATCH 1/3] MIPS: tlb-r3k: Also invalidate wired TLB entries on boot
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- [PATCH 0/3] MIPS: tlb-r3k: TLB handling fixes
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- Re: [PATCH RFC v2 01/10] MIPS: Add SysRq operation to dump TLBs on all CPUs
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- [PATCH] MIPS: BMIPS: fix bmips_wr_vec()
- From: Petri Gynther <pgynther@xxxxxxxxxx>
- [3.13.y-ckt stable] Patch "MIPS: Hibernate: flush TLB entries earlier" has been added to staging queue
- From: Kamal Mostafa <kamal@xxxxxxxxxxxxx>
- [PATCH 0/3] clk: pistachio: Assorted fixes
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH 1/3] clk: pistachio: Add a pll_lock() helper for clarity
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH 2/3] clk: pistachio: Lock the PLL when enabled upon rate change
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH 3/3] clk: pistachio: Add sanity checks on PLL configuration
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH v3 5/7] clocksource: Add Pistachio SoC general purpose timer binding document
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- Re: [PATCH] MIPS: BCM47XX: Support Luxul XWR-1750 board
- From: Rafał Miłecki <zajec5@xxxxxxxxx>
- Re: [PATCH v2 5/7] clocksource: Add Pistachio SoC general purpose timer binding document
- From: Sergei Shtylyov <sergei.shtylyov@xxxxxxxxxxxxxxxxxx>
- [PATCH v2 7/7] mips: pistachio: Allow to enable the external timer based clocksource
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH v2 6/7] clocksource: Add Pistachio clocksource-only driver
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH v2 5/7] clocksource: Add Pistachio SoC general purpose timer binding document
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH v2 4/7] clocksource: mips-gic: Update clockevent frequency on clock rate changes
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH v2 1/7] clocksource: mips-gic: Enable the clock before using it
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH v2 0/7] Clocksource changes for Pistachio CPUFreq
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH v2 3/7] clocksource: mips-gic: Split clocksource and clockevent initialization
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH v2 2/7] clocksource: mips-gic: Add missing error returns checks
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- Re: [PATCH v2] MIPS: Octeon: Set OHCI and EHCI MMIO byte order to match CPU
- From: Alan Stern <stern@xxxxxxxxxxxxxxxxxxx>
- Re: [PATCH v5 06/37] MIPS: irq_cpu: declare irqchip table entry
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH 6/7] clocksource: Add Pistachio clocksource-only driver
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- Re: [PATCH 08/15] of_serial: support for UARTs on I/O ports
- From: Peter Hurley <peter@xxxxxxxxxxxxxxxxxx>
- Re: [PATCH v2 02/10] MIPS: hazards: Add hazard macros for tlb read
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH v2 02/10] MIPS: hazards: Add hazard macros for tlb read
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- Re: [PATCH v2 02/10] MIPS: hazards: Add hazard macros for tlb read
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH v2 02/10] MIPS: hazards: Add hazard macros for tlb read
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- Re: [PATCH RFC v2 01/10] MIPS: Add SysRq operation to dump TLBs on all CPUs
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- [PATCH] MIPS: Fuloong 2E: Replace CONFIG_USB_ISP1760_HCD by CONFIG_USB_ISP1760
- From: Geert Uytterhoeven <geert+renesas@xxxxxxxxx>
- Re: [PATCH v5 36/37] MIPS: ingenic: initial JZ4780 support
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v2] MIPS: Octeon: Set OHCI and EHCI MMIO byte order to match CPU
- From: Ben Hutchings <ben@xxxxxxxxxxxxxxx>
- [PATCH v2] MIPS: Octeon: Set OHCI and EHCI MMIO byte order to match CPU
- From: Ben Hutchings <ben@xxxxxxxxxxxxxxx>
- [PATCH] MIPS: Octeon: Select USB_OHCI_BIG_ENDIAN_MMIO
- From: Ben Hutchings <ben@xxxxxxxxxxxxxxx>
- [PATCH v2]: MIPS: PCI: Add pre_enable hook, minor readability fixes
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- [PATCH v2 2/2]: MIPS: IP27: Xtalk detection cleanups
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- [PATCH v2 1/2]: MIPS: Xtalk: Update xwidget.h with known Xtalk device numbers
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- [PATCH v2]: MIPS: R12000: Enable branch prediction global history
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- [PATCH] MIPS: ralink: fix clearing the illegal access interrupt
- From: Jonas Gorski <jogo@xxxxxxxxxxx>
- Re: [PATCH]: MIPS: PCI: Add pre_enable hook, minor readability fixes
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- Re: [PATCH 00/15] MIPS Malta DT Conversion
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- Re: [PATCH]: MIPS: PCI: Add pre_enable hook, minor readability fixes
- From: Sergei Shtylyov <sergei.shtylyov@xxxxxxxxxxxxxxxxxx>
- Re: [PATCH v5 36/37] MIPS: ingenic: initial JZ4780 support
- From: Hauke Mehrtens <hauke@xxxxxxxxxx>
- Re: [PATCH 00/15] MIPS Malta DT Conversion
- From: Rob Landley <rob@xxxxxxxxxxx>
- [PATCH]: MIPS: PCI: Add pre_enable hook, minor readability fixes
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- [PATCH 2/2]: IP27: Xtalk detection cleanups
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- [PATCH 1/2]: Xtalk: Update xwidget.h with known Xtalk device numbers
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- [PATCH]: MIPS: R12000: Enable branch prediction global history
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- [PATCH]: MIPS: oprofile: Distinguish R14000 from R12000
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- [PATCH v6 07/37] MIPS: JZ4740: probe CPU interrupt controller via DT
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- Re: [PATCH RFC v2 01/10] MIPS: Add SysRq operation to dump TLBs on all CPUs
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- Re: [PATCH v5 07/37] MIPS: JZ4740: probe CPU interrupt controller via DT
- From: Sergei Shtylyov <sergei.shtylyov@xxxxxxxxxxxxxxxxxx>
- [PATCH] MIPS: optimise non-EVA kernel user memory accesses
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 36/37] MIPS: ingenic: initial JZ4780 support
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 32/37] MIPS: JZ4740: only detect RAM size if not specified in DT
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 37/37] MIPS: ingenic: initial MIPS Creator CI20 support
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 33/37] devicetree: document Ingenic SoC UART binding
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 35/37] MIPS: JZ4740: use Ingenic SoC UART driver
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 34/37] serial: 8250_ingenic: support for Ingenic SoC UARTs
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 29/37] MIPS, clk: move jz4740 clock suspend, resume functions to jz4740-cgu
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 30/37] clk: ingenic: add JZ4780 CGU support
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 31/37] MIPS: JZ4740: remove clock.h
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 20/37] MIPS: JZ4740: support newer SoC interrupt controllers
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 28/37] MIPS, clk: move jz4740 UDC auto suspend functions to jz4740-cgu
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 27/37] MIPS,clk: move jz4740_clock_set_wait_mode to jz4740-cgu
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 24/37] devicetree: add Ingenic CGU binding documentation
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 26/37] MIPS,clk: migrate JZ4740 to common clock framework
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 25/37] clk: ingenic: add driver for Ingenic SoC CGU clocks
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 23/37] MIPS: JZ4740: replace use of jz4740_clock_bdata
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 22/37] MIPS: JZ4740: call jz4740_clock_init earlier
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 21/37] irqchip: move Ingenic SoC intc driver to drivers/irqchip
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 19/37] MIPS: JZ4740: avoid JZ4740-specific naming
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 18/37] MIPS: JZ4740: read intc base address from DT
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 15/37] MIPS: JZ4740: remove jz_intc_base global
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 17/37] MIPS: JZ4740: define IRQ numbers based on number of intc IRQs
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 02/37] devicetree/bindings: add Qi Hardware vendor prefix
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 16/37] MIPS: JZ4740: support >32 interrupts
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 13/37] MIPS: JZ4740: register an irq_domain for the interrupt controller
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 14/37] MIPS: JZ4740: drop intc debugfs code
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 08/37] MIPS: JZ4740: use generic plat_irq_dispatch
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 12/37] MIPS: JZ4740: parse SoC interrupt controller parent IRQ from DT
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 09/37] MIPS: JZ4740: move arch_init_irq out of arch/mips/jz4740/irq.c
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 11/37] MIPS: JZ4740: probe interrupt controller via DT
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 10/37] devicetree: document Ingenic SoC interrupt controller binding
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 07/37] MIPS: JZ4740: probe CPU interrupt controller via DT
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 05/37] MIPS: JZ4740: require & include DT
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 06/37] MIPS: irq_cpu: declare irqchip table entry
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 03/37] MIPS: JZ4740: introduce CONFIG_MACH_INGENIC
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 01/37] devicetree/bindings: add Ingenic Semiconductor vendor prefix
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 04/37] MIPS: ingenic: add newer vendor IDs
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH v5 00/37] JZ4780 & CI20 support
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- Re: [PATCH v4 28/37] MIPS, clk: move jz4740 UDC auto suspend functions to jz4740-cgu
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- Re: [PATCH v4 26/37] MIPS,clk: migrate JZ4740 to common clock framework
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- Re: IP30: SMP, Almost there?
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- Re: IP30: SMP, Almost there?
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- Re: IP30: SMP, Almost there?
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- Re: IP30: SMP, Almost there?
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- Re: [PATCH 1/2] MIPS: MSA: bugfix - disable MSA during thread switch correctly
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- Re: [PATCH 1/2] MIPS: MSA: bugfix - disable MSA during thread switch correctly
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH 1/2] MIPS: MSA: bugfix - disable MSA during thread switch correctly
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- Re: [PATCH 1/2] MIPS: MSA: bugfix - disable MSA during thread switch correctly
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- Re: [PATCH 7/7] mips: pistachio: Allow to enable the external timer based clocksource
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- Re: [PATCH 6/9] clk: pistachio: Propagate rate changes in the MIPS PLL clock sub-tree
- From: Andrew Bresticker <abrestic@xxxxxxxxxxxx>
- Re: [PATCH 9/9] clk: pistachio: Correct critical clock list
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- Re: [PATCH 9/9] clk: pistachio: Correct critical clock list
- From: Andrew Bresticker <abrestic@xxxxxxxxxxxx>
- Re: [PATCH 6/9] clk: pistachio: Propagate rate changes in the MIPS PLL clock sub-tree
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- Re: [PATCH 8/9] clk: pistachio: Add sanity checks on PLL configuration
- From: Andrew Bresticker <abrestic@xxxxxxxxxxxx>
- Re: [PATCH 7/9] clk: pistachio: Add a rate table for the MIPS PLL
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- Re: [PATCH 7/9] clk: pistachio: Add a rate table for the MIPS PLL
- From: Andrew Bresticker <abrestic@xxxxxxxxxxxx>
- Re: [PATCH 6/9] clk: pistachio: Propagate rate changes in the MIPS PLL clock sub-tree
- From: Andrew Bresticker <abrestic@xxxxxxxxxxxx>
- Re: [PATCH 05/15] irqchip: mips-gic: register IRQ domain with MIPS_GIC_IRQ_BASE
- From: Jason Cooper <jason@xxxxxxxxxxxxxx>
- Re: IP30: SMP, Almost there?
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH 5/9] clk: pistachio: Add a MUX_F macro to pass clk_flags
- From: Andrew Bresticker <abrestic@xxxxxxxxxxxx>
- Re: [PATCH 4/9] clk: pistachio: Extend DIV_F to pass clk_flags as well
- From: Andrew Bresticker <abrestic@xxxxxxxxxxxx>
- Re: [PATCH 3/9] clk: pistachio: Implement PLL rate adjustment
- From: Andrew Bresticker <abrestic@xxxxxxxxxxxx>
- RE: [PATCH 7/7] mips: pistachio: Allow to enable the external timer based clocksource
- From: James Hartley <James.Hartley@xxxxxxxxxx>
- Re: [PATCH 3/7] clocksource: mips-gic: Split clocksource and clockevent initialization
- From: Andrew Bresticker <abrestic@xxxxxxxxxxxx>
- Re: [PATCH 7/7] mips: pistachio: Allow to enable the external timer based clocksource
- From: Andrew Bresticker <abrestic@xxxxxxxxxxxx>
- Re: [PATCH 6/7] clocksource: Add Pistachio clocksource-only driver
- From: Andrew Bresticker <abrestic@xxxxxxxxxxxx>
- Re: IP30: SMP, Almost there?
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: IP30: SMP, Almost there?
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- [PATCH 11/15] MIPS: malta: probe pflash via DT
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH 14/15] MIPS: malta: setup RAM regions via DT
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH 08/15] of_serial: support for UARTs on I/O ports
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH 15/15] MIPS: malta: setup post-I/O hole RAM on non-EVA
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH 10/15] MIPS: malta: probe RTC via DT
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH 13/15] MIPS: malta: remove nonsense memory limit
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH 12/15] MIPS: malta: remove fw_memblock_t abstraction
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH 03/15] MIPS: malta: basic DT plumbing
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH 07/15] MIPS: remove [SR]ocIt(2) IRQ handling code
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH 06/15] MIPS: malta: probe interrupt controllers via DT
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH 09/15] MIPS: malta: probe UARTs using DT
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH 05/15] irqchip: mips-gic: register IRQ domain with MIPS_GIC_IRQ_BASE
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH 04/15] MIPS: i8259: DT support
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH 02/15] MIPS: include errno.h for ENODEV in mips-cm.h
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH 01/15] MIPS: define GCR_GIC_STATUS register fields
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- [PATCH 00/15] MIPS Malta DT Conversion
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- Re: IP30: SMP, Almost there?
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- [PATCH v2] MIPS: tidy up FPU context switching
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- Re: [PATCH 1/2] MIPS: MSA: bugfix - disable MSA during thread switch correctly
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH 6/6] brcmfmac: Add support for host platform NVRAM loading.
- From: Arend van Spriel <arend@xxxxxxxxxxxx>
- Re: [PATCH 6/6] brcmfmac: Add support for host platform NVRAM loading.
- From: Rafał Miłecki <zajec5@xxxxxxxxx>
- Re: [PATCH 6/6] brcmfmac: Add support for host platform NVRAM loading.
- From: Arend van Spriel <arend@xxxxxxxxxxxx>
- [PATCH 4/9] clk: pistachio: Extend DIV_F to pass clk_flags as well
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH 6/9] clk: pistachio: Propagate rate changes in the MIPS PLL clock sub-tree
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH 9/9] clk: pistachio: Correct critical clock list
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH 8/9] clk: pistachio: Add sanity checks on PLL configuration
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH 7/9] clk: pistachio: Add a rate table for the MIPS PLL
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH 3/9] clk: pistachio: Implement PLL rate adjustment
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH 5/9] clk: pistachio: Add a MUX_F macro to pass clk_flags
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH 1/9] clk: pistachio: Add a pll_lock() helper for clarity
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH 2/9] clk: pistachio: Lock the PLL when enabled upon rate change
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH 0/9] clk: pistachio: Assorted changes
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- Re: [PATCH 5/7] clocksource: Add Pistachio SoC general purpose timer binding document
- From: Andrew Bresticker <abrestic@xxxxxxxxxxxx>
- Re: [PATCH 4/7] clocksource: mips-gic: Update clockevent frequency on clock rate changes
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- Re: [PATCH 4/7] clocksource: mips-gic: Update clockevent frequency on clock rate changes
- From: Andrew Bresticker <abrestic@xxxxxxxxxxxx>
- Re: [PATCH 3/7] clocksource: mips-gic: Split clocksource and clockevent initialization
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- Re: [PATCH 3/7] clocksource: mips-gic: Split clocksource and clockevent initialization
- From: Andrew Bresticker <abrestic@xxxxxxxxxxxx>
- Re: [PATCH 2/7] clocksource: mips-gic: Add missing error returns checks
- From: Andrew Bresticker <abrestic@xxxxxxxxxxxx>
- Re: [PATCH 1/7] clocksource: mips-gic: Enable the clock before using it
- From: Andrew Bresticker <abrestic@xxxxxxxxxxxx>
- Re: [PATCH 6/7] clocksource: Add Pistachio clocksource-only driver
- From: Thomas Gleixner <tglx@xxxxxxxxxxxxx>
- Re: [PATCH 6/7] clocksource: Add Pistachio clocksource-only driver
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- Re: [PATCH 6/7] clocksource: Add Pistachio clocksource-only driver
- From: Thomas Gleixner <tglx@xxxxxxxxxxxxx>
- [PATCH 7/7] mips: pistachio: Allow to enable the external timer based clocksource
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH 5/7] clocksource: Add Pistachio SoC general purpose timer binding document
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH 6/7] clocksource: Add Pistachio clocksource-only driver
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH 2/7] clocksource: mips-gic: Add missing error returns checks
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH 4/7] clocksource: mips-gic: Update clockevent frequency on clock rate changes
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH 1/7] clocksource: mips-gic: Enable the clock before using it
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH 3/7] clocksource: mips-gic: Split clocksource and clockevent initialization
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH 0/7] Clocksource changes for Pistachio CPUFreq
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [PATCH] MIPS: tidy up FPU context switching
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- Re: [PATCH 1/2] MIPS: MSA: bugfix - disable MSA during thread switch correctly
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- Re: [PATCH] mips: irq: Use DECLARE_BITMAP
- From: Joe Perches <joe@xxxxxxxxxxx>
- Re: [PATCH 6/6] brcmfmac: Add support for host platform NVRAM loading.
- From: Kalle Valo <kvalo@xxxxxxxxxxxxxx>
- [PATCH V2] mips: bcm47xx: allow retrieval of complete nvram contents
- From: Arend van Spriel <arend@xxxxxxxxxxxx>
- Re: [PATCH] mips: irq: Use DECLARE_BITMAP
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH 6/6] brcmfmac: Add support for host platform NVRAM loading.
- From: Arend van Spriel <arend@xxxxxxxxxxxx>
- Re: [PATCH 6/6] brcmfmac: Add support for host platform NVRAM loading.
- From: Kalle Valo <kvalo@xxxxxxxxxxxxxx>
- Re: [PATCH 6/6] brcmfmac: Add support for host platform NVRAM loading.
- From: Rafał Miłecki <zajec5@xxxxxxxxx>
- Re: [PATCH 6/6] brcmfmac: Add support for host platform NVRAM loading.
- From: Arend van Spriel <arend@xxxxxxxxxxxx>
- Re: [PATCH 6/6] brcmfmac: Add support for host platform NVRAM loading.
- From: Arend van Spriel <arend@xxxxxxxxxxxx>
- Re: [PATCH 1/2] MIPS: MSA: bugfix - disable MSA during thread switch correctly
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- Re: [PATCH 6/6] brcmfmac: Add support for host platform NVRAM loading.
- From: Rafał Miłecki <zajec5@xxxxxxxxx>
- Re: IP30: SMP, Almost there?
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- Re: [PATCH v4 25/37] clk: ingenic: add driver for Ingenic SoC CGU clocks
- From: Stephen Boyd <sboyd@xxxxxxxxxxxxxx>
- Re: [PATCH v4 30/37] clk: ingenic: add JZ4780 CGU support
- From: Stephen Boyd <sboyd@xxxxxxxxxxxxxx>
- Re: [Patch v2 08/14] genirq: Introduce helper function irq_data_get_affinity_mask()
- From: Russell King - ARM Linux <linux@xxxxxxxxxxxxxxxx>
- Re: [PATCH 2/2] MIPS: MSA: bugfix of keeping MSA live context through clone or fork
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- [PATCH v3] clk: change clk_ops' ->determine_rate() prototype
- From: Boris Brezillon <boris.brezillon@xxxxxxxxxxxxxxxxxx>
- Re: [PATCH 6/6] brcmfmac: Add support for host platform NVRAM loading.
- From: Rafał Miłecki <zajec5@xxxxxxxxx>
- Re: [Patch v2 08/14] genirq: Introduce helper function irq_data_get_affinity_mask()
- From: Thomas Gleixner <tglx@xxxxxxxxxxxxx>
- Re: [PATCH 6/6] brcmfmac: Add support for host platform NVRAM loading.
- From: Rafał Miłecki <zajec5@xxxxxxxxx>
- Re: [PATCH RESEND] mips: bcm47xx: allow retrieval of complete nvram contents
- From: Arend van Spriel <arend@xxxxxxxxxxxx>
- Re: [PATCH RESEND] mips: bcm47xx: allow retrieval of complete nvram contents
- From: Rafał Miłecki <zajec5@xxxxxxxxx>
- Re: [PATCH RESEND] mips: bcm47xx: allow retrieval of complete nvram contents
- From: Arend van Spriel <arend@xxxxxxxxxxxx>
- [PATCH] mips: irq: Use DECLARE_BITMAP
- From: Joe Perches <joe@xxxxxxxxxxx>
- Re: [PATCH RESEND] mips: bcm47xx: allow retrieval of complete nvram contents
- From: Rafał Miłecki <zajec5@xxxxxxxxx>
- [PATCH 6/6] brcmfmac: Add support for host platform NVRAM loading.
- From: Arend van Spriel <arend@xxxxxxxxxxxx>
- [PATCH RESEND] mips: bcm47xx: allow retrieval of complete nvram contents
- From: Arend van Spriel <arend@xxxxxxxxxxxx>
- [RFC v1 23/25] genirq: Kill the first parameter 'irq' of irq_flow_handler_t
- From: Jiang Liu <jiang.liu@xxxxxxxxxxxxxxx>
- [RFC v1 17/25] genirq: Kill the first parameter 'irq' of irq_flow_handler_t
- From: Jiang Liu <jiang.liu@xxxxxxxxxxxxxxx>
- [RFC v1 03/25] MIPS, irq: Use irq_desc_get_xxx() to avoid redundant lookup of irq_desc
- From: Jiang Liu <jiang.liu@xxxxxxxxxxxxxxx>
- [Patch v2 14/14] genirq: Pass irq_data to helper function __irq_set_chip_handler_name_locked()
- From: Jiang Liu <jiang.liu@xxxxxxxxxxxxxxx>
- [Patch v2 08/14] genirq: Introduce helper function irq_data_get_affinity_mask()
- From: Jiang Liu <jiang.liu@xxxxxxxxxxxxxxx>
- Re: IP30: SMP, Almost there?
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- Re: [PATCH v2 1/2] clk: change clk_ops' ->round_rate() prototype
- From: Stephen Boyd <sboyd@xxxxxxxxxxxxxx>
- [PATCH 2/2] MIPS: MSA: bugfix of keeping MSA live context through clone or fork
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- [PATCH 1/2] MIPS: MSA: bugfix - disable MSA during thread switch correctly
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- [PATCH 0/2] MIPS: MSA: bugfixes of context switch
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- Re: [PATCH 0/3] Allow user to request memory to be locked on page fault
- From: Eric B Munson <emunson@xxxxxxxxxx>
- Re: [PATCH v2] pwm: img: Impose upper and lower timebase steps value
- From: Thierry Reding <thierry.reding@xxxxxxxxx>
- [PATCH v2 05/10] MIPS: dump_tlb: Refactor TLB matching
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH v2 09/10] MIPS: dump_tlb: Take RI/XI bits into account
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH v2 07/10] MIPS: dump_tlb: Take global bit into account
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH v2 02/10] MIPS: hazards: Add hazard macros for tlb read
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH v2 00/10] MIPS: dump_tlb improvements
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH v2 10/10] MIPS: dump_tlb: Take XPA into account
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH v2 08/10] MIPS: dump_tlb: Take EHINV bit into account
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH v2 06/10] MIPS: dump_tlb: Make use of EntryLo bit definitions
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH v2 04/10] MIPS: dump_tlb: Use tlbr hazard macros
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH v2 03/10] MIPS: mipsregs.h: Add EntryLo bit definitions
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH RFC v2 01/10] MIPS: Add SysRq operation to dump TLBs on all CPUs
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH] MIPS: netlogic: remove unnecessary MTD partition probe specification
- From: Brian Norris <computersforpeace@xxxxxxxxx>
- Re: [PATCH v4] mmc: OCTEON: Add host driver for OCTEON MMC controller
- From: Aleksey Makarov <aleksey.makarov@xxxxxxxxxx>
- Re: [PATCH v4] mmc: OCTEON: Add host driver for OCTEON MMC controller
- From: Aaro Koskinen <aaro.koskinen@xxxxxx>
- Re: [PATCH] MIPS: asm: spinlock: Adjust arch_spin_lock back-off time
- From: David Daney <ddaney.cavm@xxxxxxxxx>
- Re: [PATCH V2 0/3] Pistachio USB2.0 PHY
- From: Andrew Bresticker <abrestic@xxxxxxxxxxxx>
- Re: [PATCH 5/9] MIPS: dump_tlb: Take global bit into account
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- Re: [PATCH 5/9] MIPS: dump_tlb: Take global bit into account
- From: James Hogan <james.hogan@xxxxxxxxxx>
- Re: [PATCH 5/9] MIPS: dump_tlb: Take global bit into account
- From: James Hogan <james.hogan@xxxxxxxxxx>
- Re: [PATCH 2/9] MIPS: hazards: Add hazard macros for tlb read
- From: James Hogan <james.hogan@xxxxxxxxxx>
- Re: IP30: SMP, Almost there?
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- IP30: SMP, Almost there?
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- Re: [PATCH 1/6] crypto: md5: add MD5 initial vectors
- From: Herbert Xu <herbert@xxxxxxxxxxxxxxxxxxx>
- [PATCH 6/6] crypto: octeon: use md5 IV MD5_HX instead of their raw value
- From: LABBE Corentin <clabbe.montjoie@xxxxxxxxx>
- [PATCH 5/6] crypto: n2: use md5 IV MD5_HX instead of their raw value
- From: LABBE Corentin <clabbe.montjoie@xxxxxxxxx>
- [PATCH 4/6] crypto: sparc/md5: use md5 IV MD5_HX instead of their raw value
- From: LABBE Corentin <clabbe.montjoie@xxxxxxxxx>
- [PATCH 3/6] crypto: powerpc/md5: use md5 IV MD5_HX instead of their raw value
- From: LABBE Corentin <clabbe.montjoie@xxxxxxxxx>
- [PATCH 2/6] crypto: md5: use md5 IV MD5_HX instead of their raw value
- From: LABBE Corentin <clabbe.montjoie@xxxxxxxxx>
- [PATCH 1/6] crypto: md5: add MD5 initial vectors
- From: LABBE Corentin <clabbe.montjoie@xxxxxxxxx>
- Re: [PATCH v2] pwm: img: Impose upper and lower timebase steps value
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- [added to the 3.18 stable tree] MIPS: OCTEON: Use correct CSR to soft reset
- From: Sasha Levin <sasha.levin@xxxxxxxxxx>
- [added to the 3.18 stable tree] MIPS: Octeon: Remove udelay() causing huge IRQ latency
- From: Sasha Levin <sasha.levin@xxxxxxxxxx>
- [added to the 3.18 stable tree] MIPS: smp-cps: cpu_set FPU mask if FPU present
- From: Sasha Levin <sasha.levin@xxxxxxxxxx>
- [added to the 3.18 stable tree] SSB: fix Kconfig dependencies
- From: Sasha Levin <sasha.levin@xxxxxxxxxx>
- [added to the 3.18 stable tree] MIPS: OCTEON: dma-octeon: fix OHCI USB config check
- From: Sasha Levin <sasha.levin@xxxxxxxxxx>
- [added to the 3.18 stable tree] MIPS: BCM47XX: Fix detecting Microsoft MN-700 & Asus WL500G
- From: Sasha Levin <sasha.levin@xxxxxxxxxx>
- [added to the 3.18 stable tree] MIPS: Kconfig: Disable SMP/CPS for 64-bit
- From: Sasha Levin <sasha.levin@xxxxxxxxxx>
- [added to the 3.18 stable tree] MIPS: OCTEON: fix PCI interrupt mapping for D-Link DSR-1000N
- From: Sasha Levin <sasha.levin@xxxxxxxxxx>
- [added to the 3.18 stable tree] MIPS: ralink: add missing symbol for RALINK_ILL_ACC
- From: Sasha Levin <sasha.levin@xxxxxxxxxx>
- [added to the 3.18 stable tree] MIPS: kernel: entry.S: Set correct ISA level for mips_ihb
- From: Sasha Levin <sasha.levin@xxxxxxxxxx>
- [added to the 3.18 stable tree] MIPS: Netlogic: Fix for SATA PHY init
- From: Sasha Levin <sasha.levin@xxxxxxxxxx>
- [added to the 3.18 stable tree] MIPS: BCM63xx: Move bcm63xx_gpio_init() to bcm63xx_register_devices().
- From: Sasha Levin <sasha.levin@xxxxxxxxxx>
- Re: [PATCH v2 1/2] clk: change clk_ops' ->round_rate() prototype
- From: Mikko Perttunen <mikko.perttunen@xxxxxxxx>
- Re: [PATCH 1/2] MIPS: malta-time: Don't switch RTC to BCD mode
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- [PATCH 3.12 018/142] MIPS: Hibernate: flush TLB entries earlier
- From: Jiri Slaby <jslaby@xxxxxxx>
- Re: [PATCH v2] MIPS64: Support of at least 48 bits of SEGBITS
- From: Joshua Kinard <kumba@xxxxxxxxxx>
- Re: [PATCH v2] MIPS64: Support of at least 48 bits of SEGBITS
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- Re: [PATCH 1/2] MIPS: cpu: Alter MIPS_CPU_* definitions to fill gap
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- Re: [PATCH 5/9] MIPS: dump_tlb: Take global bit into account
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- Re: [PATCH 5/9] MIPS: dump_tlb: Take global bit into account
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- Re: [PATCH 3/9] MIPS: dump_tlb: Use tlbr hazard macros
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- Re: [PATCH v2] MIPS64: Support of at least 48 bits of SEGBITS
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- Re: [PATCH v2] MIPS64: Support of at least 48 bits of SEGBITS
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH 1/2] MIPS: malta-time: Don't switch RTC to BCD mode
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- Re: [PATCH v2] MIPS64: Support of at least 48 bits of SEGBITS
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- Re: [PATCH RESEND] mips:Fix build error for ip32_defconfig configuration
- From: Nicholas Krause <xerofoify@xxxxxxxxx>
- Re: [PATCH v2] MIPS64: Support of at least 48 bits of SEGBITS
- From: David Daney <ddaney.cavm@xxxxxxxxx>
- Re: [RFC v1 11/11] genirq: Pass irq_data to helper function __irq_set_chip_handler_name_locked()
- From: Thomas Gleixner <tglx@xxxxxxxxxxxxx>
- Re: [PATCH RESEND] mips:Fix build error for ip32_defconfig configuration
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH RESEND] mips:Fix build error for ip32_defconfig configuration
- From: nick <xerofoify@xxxxxxxxx>
- Re: [PATCH RESEND] mips:Fix build error for ip32_defconfig configuration
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH 1/2] MIPS: cpu: Alter MIPS_CPU_* definitions to fill gap
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH v2] MIPS64: Support of at least 48 bits of SEGBITS
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- Re: [PATCH 1/2] MIPS: malta-time: Don't switch RTC to BCD mode
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- Re: [PATCH 1/2] MIPS: malta-time: Don't switch RTC to BCD mode
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH v2] MIPS64: Support of at least 48 bits of SEGBITS
- From: David Daney <ddaney.cavm@xxxxxxxxx>
- Re: [PATCH v2 1/2] clk: change clk_ops' ->round_rate() prototype
- From: Boris Brezillon <boris.brezillon@xxxxxxxxxxxxxxxxxx>
- Re: [PATCH 5/9] MIPS: dump_tlb: Take global bit into account
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH 0/3] Allow user to request memory to be locked on page fault
- From: Eric B Munson <emunson@xxxxxxxxxx>
- Re: [PATCH 3/9] MIPS: dump_tlb: Use tlbr hazard macros
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH 2/9] MIPS: hazards: Add hazard macros for tlb read
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH] MIPS: BCM47XX: Fix regression in reading WiFi SoC SPROM
- From: Rafał Miłecki <zajec5@xxxxxxxxx>
- Re: [PATCH] MIPS: BCM47XX: Fix regression in reading WiFi SoC SPROM
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- Re: [PATCH v2] MIPS64: Support of at least 48 bits of SEGBITS
- From: Sergei Shtylyov <sergei.shtylyov@xxxxxxxxxxxxxxxxxx>
- [PATCH v2] MIPS64: Support of at least 48 bits of SEGBITS
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- [PATCH] MIPS64: Support of at least 48 bits of SEGBITS
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- Re: [PATCH] MIPS: Flush cache after DMA_FROM_DEVICE for agressively speculative CPUs
- From: Florian Fainelli <f.fainelli@xxxxxxxxx>
- [PATCH RESEND] mips:Fix build error for ip32_defconfig configuration
- From: Nicholas Krause <xerofoify@xxxxxxxxx>
- Re: [PATCH 0/3] Allow user to request memory to be locked on page fault
- From: Eric B Munson <emunson@xxxxxxxxxx>
- Re: [PATCH 1/2] MIPS: malta-time: Don't switch RTC to BCD mode
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- Re: [PATCH 1/2] MIPS: malta-time: Don't switch RTC to BCD mode
- From: James Hogan <james.hogan@xxxxxxxxxx>
- Re: [PATCH] MIPS: BCM47XX: Fix regression in reading WiFi SoC SPROM
- From: Rafał Miłecki <zajec5@xxxxxxxxx>
- Re: [PATCH] MIPS: BCM47XX: Fix regression in reading WiFi SoC SPROM
- From: Markos Chandras <Markos.Chandras@xxxxxxxxxx>
- Re: [PATCH 1/2] MIPS: malta-time: Don't switch RTC to BCD mode
- From: Paul Burton <paul.burton@xxxxxxxxxx>
- Re: [PATCH 0/3] Allow user to request memory to be locked on page fault
- From: Michal Hocko <mhocko@xxxxxxx>
- [PATCH] MIPS: BCM47XX: Fix regression in reading WiFi SoC SPROM
- From: Rafał Miłecki <zajec5@xxxxxxxxx>
- Re: [PATCH] MIPS: Flush cache after DMA_FROM_DEVICE for agressively speculative CPUs
- From: Kevin Cernekee <cernekee@xxxxxxxxx>
- [PATCH] MIPS: Flush cache after DMA_FROM_DEVICE for agressively speculative CPUs
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- Re: [PATCH] MIPS64: 48 bit physaddr support in memory maps
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- Re: [PATCH 1/2] MIPS: malta-time: Don't switch RTC to BCD mode
- From: James Hogan <james.hogan@xxxxxxxxxx>
- Re: 4.1-rc2: build issue with duplicate redefinition of _PAGE_GLOBAL_SHIFT
- From: Arend van Spriel <arend@xxxxxxxxxxxx>
- Re: [PATCH] MIPS64: 48 bit physaddr support in memory maps
- From: David Daney <ddaney.cavm@xxxxxxxxx>
- Re: 4.1-rc2: build issue with duplicate redefinition of _PAGE_GLOBAL_SHIFT
- From: Jonas Gorski <jogo@xxxxxxxxxxx>
- [PATCH] MIPS64: 48 bit physaddr support in memory maps
- From: Leonid Yegoshin <Leonid.Yegoshin@xxxxxxxxxx>
- 4.1-rc2: build issue with duplicate redefinition of _PAGE_GLOBAL_SHIFT
- From: Arend van Spriel <arend@xxxxxxxxxxxx>
- Re: [PATCH 1/2] MIPS: malta-time: Don't switch RTC to BCD mode
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- Re: [PATCH 2/2] MIPS: cpu: Convert MIPS_CPU_* defs to (1ull << x)
- From: Sergei Shtylyov <sergei.shtylyov@xxxxxxxxxxxxxxxxxx>
- Re: [PATCH 2/2] MIPS: cpu: Convert MIPS_CPU_* defs to (1ull << x)
- From: James Hogan <james.hogan@xxxxxxxxxx>
- Re: [PATCH 2/2] MIPS: cpu: Convert MIPS_CPU_* defs to (1ull << x)
- From: Ezequiel Garcia <ezequiel@xxxxxxxxxxxxxxxxxxxx>
- [PATCH 2/2] MIPS: cpu: Convert MIPS_CPU_* defs to (1ull << x)
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH 0/2] MIPS: cpu: Clean up MIPS_CPU_* definitions
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH 1/2] MIPS: cpu: Alter MIPS_CPU_* definitions to fill gap
- From: James Hogan <james.hogan@xxxxxxxxxx>
- Re: [PATCH 0/3] Allow user to request memory to be locked on page fault
- From: Eric B Munson <emunson@xxxxxxxxxx>
- Re: [PATCH 0/3] Allow user to request memory to be locked on page fault
- From: Eric B Munson <emunson@xxxxxxxxxx>
- Re: [PATCH 0/3] Allow user to request memory to be locked on page fault
- From: Michal Hocko <mhocko@xxxxxxx>
- [PATCH 2/2] MIPS: malta-time: Take seconds into account
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH 1/2] MIPS: malta-time: Don't switch RTC to BCD mode
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH 0/2] MIPS: malta-time: Take seconds into account
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH 7/9] MIPS: dump_tlb: Take RI/XI bits into account
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH 3/9] MIPS: dump_tlb: Use tlbr hazard macros
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH 5/9] MIPS: dump_tlb: Take global bit into account
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH 0/9] MIPS: dump_tlb improvements
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH 9/9] MIPS: tlb-r4k: Fix PG_ELPA comment
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH 8/9] MIPS: dump_tlb: Take XPA into account
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH 6/9] MIPS: dump_tlb: Take EHINV bit into account
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH 4/9] MIPS: dump_tlb: Refactor TLB matching
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH 2/9] MIPS: hazards: Add hazard macros for tlb read
- From: James Hogan <james.hogan@xxxxxxxxxx>
- [PATCH RFC 1/9] MIPS: Add SysRq operation to dump TLBs on all CPUs
- From: James Hogan <james.hogan@xxxxxxxxxx>
- Re: [PATCH v4 28/37] MIPS, clk: move jz4740 UDC auto suspend functions to jz4740-cgu
- From: Michael Turquette <mturquette@xxxxxxxxxx>
- Re: [PATCH v4 27/37] MIPS, clk: move jz4740_clock_set_wait_mode to jz4740-cgu
- From: Michael Turquette <mturquette@xxxxxxxxxx>
- Re: [PATCH v4 26/37] MIPS,clk: migrate JZ4740 to common clock framework
- From: Michael Turquette <mturquette@xxxxxxxxxx>
- Re: [PATCH v2] MIPS: Fix a preemption issue with thread's FPU defaults
- From: "Maciej W. Rozycki" <macro@xxxxxxxxxxxxxx>
- Re: [PATCH v2] MIPS: Fix a preemption issue with thread's FPU defaults
- From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
- RE: IP28: "Inconsistent ISA" messages during kernel build
- From: Matthew Fortune <Matthew.Fortune@xxxxxxxxxx>
- Re: [PATCH v2] MIPS: Fix a preemption issue with thread's FPU defaults
- From: Paul Martin <paul.martin@xxxxxxxxxxxxxxx>
- Re: [PATCH v2] MIPS: Fix a preemption issue with thread's FPU defaults
- From: Ezequiel Garcia <ezequiel.garcia@xxxxxxxxxx>
- Re: IP28: "Inconsistent ISA" messages during kernel build
- From: Aaro Koskinen <aaro.koskinen@xxxxxx>
Mail converted by MHonArc
[Kernel Announce]
[IETF Annouce]
[Security]
[Netfilter]
[GCC Help]
[Bugtraq]