Re: How to handle SPI components requiring heading/leading clock cycles with CS off

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On Wed, Aug 24, 2016 at 12:49:55PM +0200, Christophe Leroy wrote:
> Le 24/08/2016 à 11:44, Mark Brown a écrit :

> > If you leave the device with cs_change set so the chip select is low it
> > should do the right thing after the first message, though obviously you
> > won't be able to share the chip select then.

> What is needed is to get some SPI clock cycles with CS off i.e. CS high.
> With cs_change, CS will remain low i.e. CS active

No, it'll change chip select so if it's already set it'll deassert and
if you leave it deasserted at the end of a transaction it should leave
it deasserted.

Attachment: signature.asc
Description: PGP signature


[Index of Archives]     [Linux Kernel]     [Linux ARM (vger)]     [Linux ARM MSM]     [Linux Omap]     [Linux Arm]     [Linux Tegra]     [Fedora ARM]     [Linux for Samsung SOC]     [eCos]     [Linux Fastboot]     [Gcc Help]     [Git]     [DCCP]     [IETF Announce]     [Security]     [Linux MIPS]     [Yosemite Campsites]

  Powered by Linux