Re: [PATCH 2/2] MIPS: Optimize TLB handlers for Octeon CPUs

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

To: David Daney <ddaney@xxxxxxxxxxxxxxxxxx>
Subject: Re: [PATCH 2/2] MIPS: Optimize TLB handlers for Octeon CPUs
From: Jonas Gorski <jonas.gorski@xxxxxxxxx>
Date: Wed, 19 Jan 2011 21:44:47 +0100
Cc: linux-mips@xxxxxxxxxxxxxx, ralf@xxxxxxxxxxxxxx
In-reply-to: <4D3743FF.1080201@xxxxxxxxxxxxxxxxxx>

On 19/01/2011, David Daney <ddaney@xxxxxxxxxxxxxxxxxx> wrote:
> It is a bug in GCC-4.3.  The proper fix is to add 'return 0;' after that
> BUG() statement.
>
> I will prepare a patch.

Yes, that works. Thanks for the quick response.

Jonas

References:
- [PATCH 0/2] MIPS: Optimize TLB Refill for Octeon/Octeon2
  - From: David Daney
- [PATCH 2/2] MIPS: Optimize TLB handlers for Octeon CPUs
  - From: David Daney
- Re: [PATCH 2/2] MIPS: Optimize TLB handlers for Octeon CPUs
  - From: Jonas Gorski
- Re: [PATCH 2/2] MIPS: Optimize TLB handlers for Octeon CPUs
  - From: David Daney
- Re: [PATCH 2/2] MIPS: Optimize TLB handlers for Octeon CPUs
  - From: Jonas Gorski
- Re: [PATCH 2/2] MIPS: Optimize TLB handlers for Octeon CPUs
  - From: David Daney

Prev by Date: Re: [PATCH 2/2] MIPS: Optimize TLB handlers for Octeon CPUs
Next by Date: [PATCH] MIPS: Add an unreachable return statement to satisfy buggy GCCs.
Previous by thread: Re: [PATCH 2/2] MIPS: Optimize TLB handlers for Octeon CPUs
Next by thread: [PATCH] MIPS: Use WARN() in uasm for better diagnostics.
Index(es):
- Date
- Thread

[Index of Archives] [Linux MIPS Home] [LKML Archive] [Linux ARM Kernel] [Linux ARM] [Linux] [Git] [Yosemite News] [Linux SCSI] [Linux Hams]

Powered by Linux