Re: spi-rspi mixes DMA and PIO transfers causing PIO transfer to fail.

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



I tried it out. Not a massive difference but at 10MHz (in reality
~8.6MHz) the delay between bytes goes from 1.36us down to 1.24us.
I didn't notice this before as I was looking at much longer buffer
being written and couldn't see CS go high again but if I write 32
bytes of data that is complete in ~80us but the chip select is held
low for 2ms after that. I think that's probably a bigger issue than
the delay between bytes. :)



[Index of Archives]     [Linux Samsung SOC]     [Linux Wireless]     [Linux Kernel]     [ATH6KL]     [Linux Bluetooth]     [Linux Netdev]     [Kernel Newbies]     [IDE]     [Security]     [Git]     [Netfilter]     [Bugtraq]     [Yosemite News]     [MIPS Linux]     [ARM Linux]     [Linux Security]     [Linux RAID]     [Linux ATA RAID]     [Samba]     [Device Mapper]

  Powered by Linux