On 11/9/2018 4:43 PM, Andrei Danaila wrote:
Thanks Sinan, I thought of that as well, unfortunately that it is not possible since the FPGA IP block is proprietary from a 3P vendor and lumps everything under one function with no option of adding additional functions.
How about adding multiple BARs and then give each BAR to a children driver?
