> The instructions are executed in order. The problem is that the write > operations in IO space are sometimes reordered. On this board, flushing the > write-back buffer after IO writes is required. > > David Daney > Here, the write-back buffer means the instruction cache of MIPS? PRC
