Re: Cache Question

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On Tue, Nov 23, 2004 at 12:19:21PM -0600, Kapoor, Pankaj wrote:

> Is there any specific reason why the cache invalidation routine is
> executed with interrupts disabled? 

That interrupt disabling in some cache flushes dates back further than
CVS history.  Seems once uppon a time there was some CPU which didn't
like cache flushes with interrupts enabled.  This is rather bad for
latencies so unless somebody else on this list recalls a good reason
I'd like to remove this.

  Ralf


[Index of Archives]     [Linux MIPS Home]     [LKML Archive]     [Linux ARM Kernel]     [Linux ARM]     [Linux]     [Git]     [Yosemite News]     [Linux SCSI]     [Linux Hams]

  Powered by Linux