Hi Mark, On Fri, Sep 11, 2015 at 6:06 PM, Mark Brown <broonie@xxxxxxxxxx> wrote: > On Fri, Sep 04, 2015 at 12:02:21PM +0000, Ranjit Abhimanyu Waghmode wrote: > > Please fix your mail client to word wrap within paragraphs and to quote > text without reflowing it - your messages are very hard to read. > >> > > + /* Controller may support more than one chip. >> > > + * This flag will enable that feature. >> > > + */ >> > > +#define SPI_MASTER_BOTH_CS BIT(8) /* enable both >> > chips */ > >> Now we can consider following use cases: > >> Suppose we need to send the same data to multiple slaves of same kind: >> Here the application need not to do individual slave access for writing, instead it can send data to all the devices in one go. > > That's a *very* specific application which will only work for write only > devices - I'd be surprised if such systems actually had distinct chip > select lines at the CPU level. > Agreed that it is very specific but here are a few ways it is used when communicating with two flash devices in parallel configuration: - Write enable is sent to both devices using a single operation. - Writing to any configuration registers in the flash is done in one go - Some application that want to mirror important data to both devices. Even with reading, the assertion of multiple cs combined with stripe will mean: - Two status bytes, one form each will be obtained in one operation - Similarly data that was written using stripe is read back and combined. Such systems could still maintain separate chip selects to perform individual operations such as reading flash ID, debugging failures or locking specific sectors. Regards, Harini -- To unsubscribe from this list: send the line "unsubscribe linux-spi" in the body of a message to majordomo@xxxxxxxxxxxxxxx More majordomo info at http://vger.kernel.org/majordomo-info.html