Re: [PATCH 6/9] phy: exynos5-usbdrd: gs101: ensure power is gated to SS phy in phy_exit()

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

To: André Draszik <andre.draszik@xxxxxxxxxx>
Subject: Re: [PATCH 6/9] phy: exynos5-usbdrd: gs101: ensure power is gated to SS phy in phy_exit()
From: Peter Griffin <peter.griffin@xxxxxxxxxx>
Date: Fri, 29 Nov 2024 09:33:57 +0000
Cc: Vinod Koul <vkoul@xxxxxxxxxx>, Kishon Vijay Abraham I <kishon@xxxxxxxxxx>, Rob Herring <robh@xxxxxxxxxx>, Krzysztof Kozlowski <krzk+dt@xxxxxxxxxx>, Conor Dooley <conor+dt@xxxxxxxxxx>, Marek Szyprowski <m.szyprowski@xxxxxxxxxxx>, Sylwester Nawrocki <s.nawrocki@xxxxxxxxxxx>, Alim Akhtar <alim.akhtar@xxxxxxxxxxx>, Tudor Ambarus <tudor.ambarus@xxxxxxxxxx>, Sam Protsenko <semen.protsenko@xxxxxxxxxx>, Will McVicker <willmcvicker@xxxxxxxxxx>, Roy Luo <royluo@xxxxxxxxxx>, kernel-team@xxxxxxxxxxx, linux-phy@xxxxxxxxxxxxxxxxxxx, devicetree@xxxxxxxxxxxxxxx, linux-kernel@xxxxxxxxxxxxxxx, linux-arm-kernel@xxxxxxxxxxxxxxxxxxx, linux-samsung-soc@xxxxxxxxxxxxxxx
In-reply-to: <20241127-gs101-phy-lanes-orientation-phy-v1-6-1b7fce24960b@linaro.org>
References: <20241127-gs101-phy-lanes-orientation-phy-v1-0-1b7fce24960b@linaro.org> <20241127-gs101-phy-lanes-orientation-phy-v1-6-1b7fce24960b@linaro.org>

Hi André,

On Wed, 27 Nov 2024 at 10:58, André Draszik <andre.draszik@xxxxxxxxxx> wrote:
>
> We currently don't gate the power to the SS phy in phy_exit().
>
> Shuffle the code slightly to ensure the power is gated to the SS phy as
> well.
>
> Signed-off-by: André Draszik <andre.draszik@xxxxxxxxxx>
> ---

Reviewed-by: Peter Griffin <peter.griffin@xxxxxxxxxx>

regards,

Peter

References:
- [PATCH 0/9] USB31DRD phy updates for Google Tensor gs101 (orientation & DWC3 rpm)
  - From: André Draszik
- [PATCH 6/9] phy: exynos5-usbdrd: gs101: ensure power is gated to SS phy in phy_exit()
  - From: André Draszik

Prev by Date: Re: [PATCH 5/9] phy: exynos5-usbdrd: fix EDS distribution tuning (gs101)
Next by Date: Re: [PATCH 7/9] phy: exynos5-usbdrd: gs101: configure SS lanes based on orientation
Previous by thread: Re: [PATCH 6/9] phy: exynos5-usbdrd: gs101: ensure power is gated to SS phy in phy_exit()
Next by thread: [PATCH 9/9] phy: exynos5-usbdrd: allow DWC3 runtime suspend with UDC bound (E850+)
Index(es):
- Date
- Thread

[Index of Archives] [Linux SoC Development] [Linux Rockchip Development] [Linux for Synopsys ARC Processors]

[Linux on Unisoc (RDA Micro) SoCs] [Linux Actions SoC] [Linux USB Development] [Video for Linux] [Linux Audio Users] [Linux SCSI] [Yosemite News]