> From: linux-omap-owner@xxxxxxxxxxxxxxx [mailto:linux-omap- > owner@xxxxxxxxxxxxxxx] On Behalf Of Kim Kyuwon > Sent: Thursday, April 23, 2009 12:00 AM > 3. OP(Operating Point) transition time is set to 10seconds in > cpu-omap.c as follows: > The default sampling rate of CPUFreq is set to transition_latency, so > it becomes 10 seconds! It's really too long for DVFS. I measured > transition latency by myself using oscilloscope and it's about 150 ~ > 200m seconds. I think TI engineers may know more accurate figure. I > wish we could update transition latency as soon as possible. That time sounds long. What points did you measure from and what was your system speeds? One thing to watch our for wait_clk_stable delay. PM branch needs some tweaks here. The value of 0x800 will result in a delay which can result in your display fifo under flowing. For an 800MHz Cortex a value of 0x18 will suffice. This value can be tuned to processor frequency if you like. When SDRC is disabled just above all traffic will be pended. You want to be past this as quick as possible. Regards, Richard W. ÿ淸º{.nÇ+돴윯돪†+%듚ÿ깁負¥Šwÿº{.nÇ+돴¥Š{깸‰슙悖¶썳變}©옽Æ zÚ&j:+v돣 ? ®w?듺2듷솳鈺Ú&¢)傘«a뛴ÿÿ鎬z요z받쀺+껠šŽ듶¢jÿŠw療f
