Hello. Bartlomiej Zolnierkiewicz wrote:
MWDMA0 timings cannot be met with the PIIX based controller programming interface.
The efar documentation makes no reference to not being capable of MWDMA0, so where does this come from ? No MWDMA0 is an Intel erratum it appears.
No MWDMA0 support is a common issue on all 'PIIX-like' controllers.
In case of this chipset while the (preliminary) documentation claims MWDMA0 support on the 'FEATURES' page the later 'programming guide' part describes only PIO0-4, SWDMA2, MWDMA1-2 and UDMA0-4 transfer modes as supported.
Cool - I only have the original docs.
Hm, me too... perhaps worth putting in Jeff's documentation archive?
Me too? I just have what 'The Good Uncle Google' has..
Well, I've googled for it and was unable to find any valid links even to my preliminary version anymore. Perhaps I haven't looked hard enough...
-- Bartlomiej Zolnierkiewicz
MBR, Sergei -- To unsubscribe from this list: send the line "unsubscribe linux-ide" in the body of a message to majordomo@xxxxxxxxxxxxxxx More majordomo info at http://vger.kernel.org/majordomo-info.html
