> > What if another CPU core processes the interrupt handler? > > > The issue is that due to non i2c interrupts the clear is not > released and the timeout is reached. > If those interrupts are serviced on the other core should not be an issue. Makes sense. Can you add a comment describing this to the patch?
Attachment:
signature.asc
Description: PGP signature
