Am Sonntag, 26. Juni 2022, 04:11:43 CEST schrieb Samuel Holland:
> H6 requires I/O bias configuration on both of its PIO devices.
> Previously it was only done for the main PIO.
>
> The setting for Port L is at bit 0, so the bank calculation needs to
> account for the pin base. Otherwise the wrong bit is used.
>
> Fixes: cc62383fcebe ("pinctrl: sunxi: Support I/O bias voltage setting on H6")
> Signed-off-by: Samuel Holland <samuel@xxxxxxxxxxxx>
On a D1-Nezha
Tested-by: Heiko Stuebner <heiko@xxxxxxxxx>
Re: [PATCH 2/6] pinctrl: sunxi: Add I/O bias setting for H6 R-PIO
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
- Subject: Re: [PATCH 2/6] pinctrl: sunxi: Add I/O bias setting for H6 R-PIO
- From: Heiko Stuebner <heiko@xxxxxxxxx>
- Date: Fri, 01 Jul 2022 15:03:35 +0200
- In-reply-to: <20220626021148.56740-3-samuel@sholland.org>
- References: <20220626021148.56740-1-samuel@sholland.org> <20220626021148.56740-3-samuel@sholland.org>
- References:
- [PATCH 0/6] pinctrl: sunxi: Allwinner D1/D1s support
- From: Samuel Holland
- [PATCH 2/6] pinctrl: sunxi: Add I/O bias setting for H6 R-PIO
- From: Samuel Holland
- [PATCH 0/6] pinctrl: sunxi: Allwinner D1/D1s support
- Prev by Date: Re: [PATCH 4/6] pinctrl: sunxi: Refactor register/offset calculation
- Next by Date: Re: [PATCH 6/6] pinctrl: sunxi: Add driver for Allwinner D1/D1s
- Previous by thread: Re: [PATCH 2/6] pinctrl: sunxi: Add I/O bias setting for H6 R-PIO
- Next by thread: [PATCH 3/6] pinctrl: sunxi: Support the 2.5V I/O bias mode
- Index(es):
 |