Am Sonntag, 26. Juni 2022, 04:11:44 CEST schrieb Samuel Holland: > H616 and newer SoCs feature a 2.5V I/O bias mode in addition to the > 1.8V and 3.3V modes. This mode is entered by selecting the 3.3V level > and disabling the "withstand function". > > H616 supports this capability on its main PIO only. A100 supports this > capability on both its PIO and R-PIO. > > Signed-off-by: Samuel Holland <samuel@xxxxxxxxxxxx> On a D1-Nezha Tested-by: Heiko Stuebner <heiko@xxxxxxxxx>
Re: [PATCH 3/6] pinctrl: sunxi: Support the 2.5V I/O bias mode
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
- Subject: Re: [PATCH 3/6] pinctrl: sunxi: Support the 2.5V I/O bias mode
- From: Heiko Stuebner <heiko@xxxxxxxxx>
- Date: Fri, 01 Jul 2022 15:04:40 +0200
- In-reply-to: <20220626021148.56740-4-samuel@sholland.org>
- References: <20220626021148.56740-1-samuel@sholland.org> <20220626021148.56740-4-samuel@sholland.org>
- References:
- [PATCH 0/6] pinctrl: sunxi: Allwinner D1/D1s support
- From: Samuel Holland
- [PATCH 3/6] pinctrl: sunxi: Support the 2.5V I/O bias mode
- From: Samuel Holland
- [PATCH 0/6] pinctrl: sunxi: Allwinner D1/D1s support
- Prev by Date: Re: [PATCH v2 1/9] PM: domains: Delete usage of driver_deferred_probe_check_state()
- Next by Date: Re: [PATCH 1/6] dt-bindings: pinctrl: Add compatibles for Allwinner D1/D1s
- Previous by thread: Re: [PATCH 3/6] pinctrl: sunxi: Support the 2.5V I/O bias mode
- Next by thread: [PATCH 4/6] pinctrl: sunxi: Refactor register/offset calculation
- Index(es):
 |