On Wed, Apr 01, 2020 at 11:55:53AM +0300, Andy Shevchenko wrote:
> It appears that SPT-H variant has different offset for PAD locking registers.
> Fix it here.
>
> Fixes: 551fa5801ef1 ("pinctrl: intel: sunrisepoint: Add Intel Sunrisepoint-H support")
> Signed-off-by: Andy Shevchenko <andriy.shevchenko@xxxxxxxxxxxxxxx>
Acked-by: Mika Westerberg <mika.westerberg@xxxxxxxxxxxxxxx>
Re: [PATCH v1] pinctrl: sunrisepoint: Fix PAD lock register offset for SPT-H
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
- Subject: Re: [PATCH v1] pinctrl: sunrisepoint: Fix PAD lock register offset for SPT-H
- From: Mika Westerberg <mika.westerberg@xxxxxxxxxxxxxxx>
- Date: Wed, 1 Apr 2020 12:50:02 +0300
- In-reply-to: <20200401085553.8770-1-andriy.shevchenko@linux.intel.com>
- Ironport-sdr: oLIMSY8yHHPRQrX+1z7IZEd3aTTQfN44hopHryUNSXjykFIdARVZ35JggmPRjbpZmvVzW0qz45 EXO87tsAFrsA==
- Ironport-sdr: 8XpcN/+QewYMfphwwXcw0fNOgdmaHCjYPuMuTETsyp2gnOtk532HxU2QsZ9G3yrczdHKWKLMr5 KrwtXYGdEj9Q==
- Organization: Intel Finland Oy - BIC 0357606-4 - Westendinkatu 7, 02160 Espoo
- References: <20200401085553.8770-1-andriy.shevchenko@linux.intel.com>
- Follow-Ups:
- Re: [PATCH v1] pinctrl: sunrisepoint: Fix PAD lock register offset for SPT-H
- From: Andy Shevchenko
- Re: [PATCH v1] pinctrl: sunrisepoint: Fix PAD lock register offset for SPT-H
- References:
- [PATCH v1] pinctrl: sunrisepoint: Fix PAD lock register offset for SPT-H
- From: Andy Shevchenko
- [PATCH v1] pinctrl: sunrisepoint: Fix PAD lock register offset for SPT-H
- Prev by Date: Re: [PATCH v1] pinctrl: baytrail: Enable pin configuration setting for GPIO chip
- Next by Date: Re: [PATCH v1 1/4] pinctrl: intel: Introduce common flags for GPIO mapping scheme
- Previous by thread: [PATCH v1] pinctrl: sunrisepoint: Fix PAD lock register offset for SPT-H
- Next by thread: Re: [PATCH v1] pinctrl: sunrisepoint: Fix PAD lock register offset for SPT-H
- Index(es):
 |