On Wed, Apr 01, 2020 at 12:50:02PM +0300, Mika Westerberg wrote:
> On Wed, Apr 01, 2020 at 11:55:53AM +0300, Andy Shevchenko wrote:
> > It appears that SPT-H variant has different offset for PAD locking registers.
> > Fix it here.
> >
> > Fixes: 551fa5801ef1 ("pinctrl: intel: sunrisepoint: Add Intel Sunrisepoint-H support")
> > Signed-off-by: Andy Shevchenko <andriy.shevchenko@xxxxxxxxxxxxxxx>
>
> Acked-by: Mika Westerberg <mika.westerberg@xxxxxxxxxxxxxxx>
Pushed to fixes, thanks!
--
With Best Regards,
Andy Shevchenko
Re: [PATCH v1] pinctrl: sunrisepoint: Fix PAD lock register offset for SPT-H
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
- Subject: Re: [PATCH v1] pinctrl: sunrisepoint: Fix PAD lock register offset for SPT-H
- From: Andy Shevchenko <andriy.shevchenko@xxxxxxxxxxxxxxx>
- Date: Mon, 13 Apr 2020 13:46:40 +0300
- In-reply-to: <20200401095002.GR2564@lahna.fi.intel.com>
- Ironport-sdr: +nfLfA6ksikTYPC9YFvyTdC1nvR3NHjPLp5Rjl/0dJsmG2ijEpKL2gbt6n+sz8L74+PYPz8Mul lW79+9axSo5A==
- Ironport-sdr: 5nEXkMer0wITMCihWi8CY0yBdHsMVDKTkUrx7i0u7UtHfjXOfHzuY6EY/IqCV4m5M2lPoFHchJ Y2b7yjcN8dIw==
- Organization: Intel Finland Oy - BIC 0357606-4 - Westendinkatu 7, 02160 Espoo
- References: <20200401085553.8770-1-andriy.shevchenko@linux.intel.com> <20200401095002.GR2564@lahna.fi.intel.com>
- References:
- [PATCH v1] pinctrl: sunrisepoint: Fix PAD lock register offset for SPT-H
- From: Andy Shevchenko
- Re: [PATCH v1] pinctrl: sunrisepoint: Fix PAD lock register offset for SPT-H
- From: Mika Westerberg
- [PATCH v1] pinctrl: sunrisepoint: Fix PAD lock register offset for SPT-H
- Prev by Date: Re: [PATCH v1] pinctrl: baytrail: Enable pin configuration setting for GPIO chip
- Next by Date: Re: [PATCH v1 2/2] pinctrl: cherryview: Use GENMASK() consistently
- Previous by thread: Re: [PATCH v1] pinctrl: sunrisepoint: Fix PAD lock register offset for SPT-H
- Next by thread: [PATCH] Revert "gpio: eic-sprd: Use devm_platform_ioremap_resource()"
- Index(es):
 |