On Tue, Mar 31, 2020 at 06:24:28PM +0300, Andy Shevchenko wrote:
> It appears that pin configuration for GPIO chip hasn't been enabled yet
> due to absence of ->set_config() callback.
>
> Enable it here for Intel Baytrail.
>
> Fixes: c501d0b149de ("pinctrl: baytrail: Add pin control operations")
> Depends-on: 2956b5d94a76 ("pinctrl / gpio: Introduce .set_config() callback for GPIO chips")
> Signed-off-by: Andy Shevchenko <andriy.shevchenko@xxxxxxxxxxxxxxx>
Acked-by: Mika Westerberg <mika.westerberg@xxxxxxxxxxxxxxx>
Re: [PATCH v1] pinctrl: baytrail: Enable pin configuration setting for GPIO chip
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
- Subject: Re: [PATCH v1] pinctrl: baytrail: Enable pin configuration setting for GPIO chip
- From: Mika Westerberg <mika.westerberg@xxxxxxxxxxxxxxx>
- Date: Wed, 1 Apr 2020 12:46:20 +0300
- In-reply-to: <20200331152428.33951-1-andriy.shevchenko@linux.intel.com>
- Ironport-sdr: 1f+qQ/bKQfaRx429DwysVUVo+bkBZdwQJ+QLI0IJZUhNy0DPHgfvwC3goW8QPG9OXQWrr6tDr0 h6JPuNEdmkOQ==
- Ironport-sdr: w/vgo8n9VWu9KWgaYcTgHFEEyVgFPnesbxdz2J+tnrL9BYj1dd1CC5fyDdN2KDmMxP5VKOO7pK suwcolNTlgTw==
- Organization: Intel Finland Oy - BIC 0357606-4 - Westendinkatu 7, 02160 Espoo
- References: <20200331152428.33951-1-andriy.shevchenko@linux.intel.com>
- Follow-Ups:
- Re: [PATCH v1] pinctrl: baytrail: Enable pin configuration setting for GPIO chip
- From: Andy Shevchenko
- Re: [PATCH v1] pinctrl: baytrail: Enable pin configuration setting for GPIO chip
- References:
- [PATCH v1] pinctrl: baytrail: Enable pin configuration setting for GPIO chip
- From: Andy Shevchenko
- [PATCH v1] pinctrl: baytrail: Enable pin configuration setting for GPIO chip
- Prev by Date: [PATCH v1] pinctrl: sunrisepoint: Fix PAD lock register offset for SPT-H
- Next by Date: Re: [PATCH v1] pinctrl: sunrisepoint: Fix PAD lock register offset for SPT-H
- Previous by thread: [PATCH v1] pinctrl: baytrail: Enable pin configuration setting for GPIO chip
- Next by thread: Re: [PATCH v1] pinctrl: baytrail: Enable pin configuration setting for GPIO chip
- Index(es):
 |