On Fri, Aug 04, 2017 at 07:26:34PM +0300, Andy Shevchenko wrote:
> UART pin lists consist GPIO numbers which is simply wrong.
> Replace it by pin numbers.
>
> Fixes: 4e80c8f50574 ("pinctrl: intel: Add Intel Merrifield pin controller support")
> Signed-off-by: Andy Shevchenko <andriy.shevchenko@xxxxxxxxxxxxxxx>
Acked-by: Mika Westerberg <mika.westerberg@xxxxxxxxxxxxxxx>
--
To unsubscribe from this list: send the line "unsubscribe linux-gpio" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
Re: [PATCH v1] pinctrl: intel: merrifield: Correct UART pin lists
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
- Subject: Re: [PATCH v1] pinctrl: intel: merrifield: Correct UART pin lists
- From: Mika Westerberg <mika.westerberg@xxxxxxxxxxxxxxx>
- Date: Sat, 5 Aug 2017 21:50:55 +0300
- In-reply-to: <20170804162634.25854-1-andriy.shevchenko@linux.intel.com>
- Organization: Intel Finland Oy - BIC 0357606-4 - Westendinkatu 7, 02160 Espoo
- References: <20170804162634.25854-1-andriy.shevchenko@linux.intel.com>
- User-agent: Mutt/1.7.1 (2016-10-04)
- References:
- [PATCH v1] pinctrl: intel: merrifield: Correct UART pin lists
- From: Andy Shevchenko
- [PATCH v1] pinctrl: intel: merrifield: Correct UART pin lists
- Prev by Date: [GIT PULL] GPIO fixes for v4.13, first take
- Next by Date: [PATCH 2/5 v2] pinctrl: add a Gemini SoC pin controller
- Previous by thread: [PATCH v1] pinctrl: intel: merrifield: Correct UART pin lists
- Next by thread: Re: [PATCH v1] pinctrl: intel: merrifield: Correct UART pin lists
- Index(es):
 |