On Mon, 22 Feb 2021, Jani Nikula <jani.nikula@xxxxxxxxx> wrote:
> On Mon, 22 Feb 2021, "Shankar, Uma" <uma.shankar@xxxxxxxxx> wrote:
>>> diff --git a/drivers/gpu/drm/i915/display/intel_display_types.h
>>> b/drivers/gpu/drm/i915/display/intel_display_types.h
>>> index 71611b596c88..5564db512d22 100644
>>> --- a/drivers/gpu/drm/i915/display/intel_display_types.h
>>> +++ b/drivers/gpu/drm/i915/display/intel_display_types.h
>>> @@ -1161,6 +1161,13 @@ struct intel_crtc_state {
>>> u8 pipeline_full;
>>> u16 flipline, vmin, vmax;
>>> } vrr;
>>> +
>>> + /* Stream Splitter for eDP MSO */
>>> + struct {
>>> + bool enable;
>>> + u8 link_count;
>>> + u8 pixel_overlap;
>>> + } splitter;
>>
>> For DSI which also has this in common along with MSO, may be we can
>> take these link_count and pixel_overlap out of splitter which is more
>> of a MSO feature. Thoughts ?
>
> Ville suggested the same I think.
Coming back to this. DSI does not actually use crtc state for this
currently. But it does use the display stream splitter. The register is
different, but the functionality is roughly the same.
I suggest we keep the "splitter" substruct as above, and convert DSI
code to use it in follow-up.
In early versions of the patch the substruct was called "mso"; I think
"splitter" is better, and captures both MSO and DSI cases.
I'll send v4 with the other suggested changes.
BR,
Jani.
--
Jani Nikula, Intel Open Source Graphics Center
_______________________________________________
Intel-gfx mailing list
Intel-gfx@xxxxxxxxxxxxxxxxxxxxx
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
