|
Hi Gorry,
Gorry Fairhurst via Datatracker wrote on 18/02/2021 16:54: * I suggest a more powerful chip design might not have reduced performance, but The practical issue here is that on all hardware, if you increase the complexity of a pipeline, the performance will be reduced. This is a statement of what happens in the real world on installed systems. The purpose of this ID was to provide an practical overview of the real-world problems that operators are likely to experience, and why they happen, rather than getting into the thornier issue of analysing the what-ifs and wherefores of design choices. So we deliberately steered clear of value judgements, including the trade-offs between cost, complexity and performance - there's too much scope in there to get lost in the long grass. Nick |
-- last-call mailing list last-call@xxxxxxxx https://www.ietf.org/mailman/listinfo/last-call
