Comment # 4
on bug 98821
from Arek Ruśniak
Created attachment 128153 [details]
dmesg - revert refine uvd 6.0 clock gate feature
You are receiving this mail because:
- You are the assignee for the bug.
_______________________________________________ dri-devel mailing list dri-devel@xxxxxxxxxxxxxxxxxxxxx https://lists.freedesktop.org/mailman/listinfo/dri-devel
