Re: [PATCH 4/5] arm64: dts: imx8m: Add TMU phandle to calibration data in OCOTP

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On 11/28/22 09:34, Alexander Stein wrote:
Hi Marek,

Hi,

Am Samstag, 26. November 2022, 23:47:39 CET schrieb Marek Vasut:
The TMU TASR, TCALIVn, TRIM registers must be explicitly programmed with
calibration values in OCOTP. Add the OCOTP calibration values phandle so
the TMU driver can perform this programming.

The MX8MM/MX8MN TMUv1 uses only one OCOTP cell, while MX8MP TMUv2 uses 4.

Is there any source for the fuse addresses? I can only find
OCOTP_OCOTP_HW_OCOTP_ANA1 and a calibration description in TMU section in the
IMX8MNRM Rev 2, but I can't find any fuse for imx8mm and imx8mp.

See 5/5 in this series, the offsets are pulled from U-Boot. The documentation seems to be lacking in this case, I couldn't find anything there either.



[Index of Archives]     [Device Tree Compilter]     [Device Tree Spec]     [Linux Driver Backports]     [Video for Linux]     [Linux USB Devel]     [Linux PCI Devel]     [Linux Audio Users]     [Linux Kernel]     [Linux SCSI]     [XFree86]     [Yosemite Backpacking]


  Powered by Linux