Re: [PATCH 5/8] clk: mvebu: ap806: be more explicit on what SaR is

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Subject: Re: [PATCH 5/8] clk: mvebu: ap806: be more explicit on what SaR is
From: Stephen Boyd <sboyd@xxxxxxxxxx>
Date: Tue, 17 Sep 2019 22:08:35 -0700
Cc: devicetree@xxxxxxxxxxxxxxx, linux-clk@xxxxxxxxxxxxxxx, Thomas Petazzoni <thomas.petazzoni@xxxxxxxxxxx>, Gregory Clement <gregory.clement@xxxxxxxxxxx>, Antoine Tenart <antoine.tenart@xxxxxxxxxxx>, Maxime Chevallier <maxime.chevallier@xxxxxxxxxxx>, Nadav Haklai <nadavh@xxxxxxxxxxx>, Grzegorz Jaszczyk <jaz@xxxxxxxxxxxx>, Marcin Wojtas <mw@xxxxxxxxxxxx>, Stefan Chulski <stefanc@xxxxxxxxxxx>, Yan Markman <ymarkman@xxxxxxxxxxx>, Miquel Raynal <miquel.raynal@xxxxxxxxxxx>
In-reply-to: <20190805100310.29048-6-miquel.raynal@bootlin.com>
User-agent: alot/0.8.1

Quoting Miquel Raynal (2019-08-05 03:03:07)
> "SaR" means Sample at Reset. DIP switches can be changed on the board,
> their states at reset time is available through a register read.
> 
> Signed-off-by: Miquel Raynal <miquel.raynal@xxxxxxxxxxx>
> ---

Applied to clk-next

References:
- [PATCH 0/8] AP807 clocks support
  - From: Miquel Raynal
- [PATCH 5/8] clk: mvebu: ap806: be more explicit on what SaR is
  - From: Miquel Raynal

Prev by Date: Re: [PATCH 4/8] clk: mvebu: ap80x-cpu: add AP807 CPU clock support
Next by Date: Re: [PATCH 6/8] clk: mvebu: ap806: add AP-DCLK (hclk) to system controller driver
Previous by thread: [PATCH 5/8] clk: mvebu: ap806: be more explicit on what SaR is
Next by thread: [PATCH 6/8] clk: mvebu: ap806: add AP-DCLK (hclk) to system controller driver
Index(es):
- Date
- Thread

[Index of Archives] [Device Tree Compilter] [Device Tree Spec] [Linux Driver Backports] [Video for Linux] [Linux USB Devel] [Linux PCI Devel] [Linux Audio Users] [Linux Kernel] [Linux SCSI] [XFree86] [Yosemite Backpacking]

Powered by Linux