On Mon, May 06, 2013 at 04:09:16PM +0200, Thomas Petazzoni wrote:
> Sascha, Jean-Christophe,
>
> I have one question below regarding the SoC code.
>
> On Fri, 3 May 2013 18:51:08 +0200, Thomas Petazzoni wrote:
> > +static inline void mvebu_memory_find(unsigned long *phys_base,
> > + unsigned long *phys_size)
> > +{
> > + void __iomem *sdram_win = IOMEM(MVEBU_SDRAM_WIN_BASE);
> > + int cs;
>
>
> Here...
>
> > + *phys_base = ~0;
> > + *phys_size = 0;
> > +
> > + for (cs = 0; cs < 4; cs++) {
> > + uint32_t base = readl(sdram_win + DDR_BASE_CS_OFF(cs));
> > + uint32_t ctrl = readl(sdram_win + DDR_SIZE_CS_OFF(cs));
>
> ... here ...
>
>
> > +#if defined(CONFIG_ARCH_ARMADA_370)
> > +static int mvebu_init_clocks(void)
> > +{
> > + uint32_t val;
> > + unsigned int rate;
> > + void __iomem *sar = IOMEM(MVEBU_SAR_BASE) + SAR_LOW_REG_OFF;
> > +
> > + val = readl(sar);
>
> ... and here, I'm directly poking at physical addresses, but it seems
> like Barebox can run with the MMU enabled. Should I be mapping those
> registers before accessing them?
We use the MMU, but we use a 1:1 mapping. The SDRAM is mapped cached and
the rest is mapped uncached. This means you can simply access all
registers without mapping them
Sascha
--
Pengutronix e.K. | |
Industrial Linux Solutions | http://www.pengutronix.de/ |
Peiner Str. 6-8, 31137 Hildesheim, Germany | Phone: +49-5121-206917-0 |
Amtsgericht Hildesheim, HRA 2686 | Fax: +49-5121-206917-5555 |
_______________________________________________
barebox mailing list
barebox@xxxxxxxxxxxxxxxxxxx
http://lists.infradead.org/mailman/listinfo/barebox
