Re: iMX27 clock settings

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



Hi,

On Wed, Feb 15, 2012 at 10:15 AM, Kamel BOUHARA <k.bouhara@xxxxxxxxx> wrote:
> Hi Igor,
>
> What revision of imx27 silicon do you have?

Silicon Rev. of my iMX27L is V2.1 (code M72J).

> If it's a rev2.0 or 2.1, you shoult take a look a the freescale errata in
> order to set your PLL properly.

I had a look at the Chip Errata. I saw that there's a PLL problem and
for it Freescale suggest two possible workarounds, a Hardware and a
Software one.
On my board the Hardware workaround has been used.
By the way, I tried also to add the SW workaround configuring:
MPCTL0=0x00262C15 (I use the 26MHz oscillator as source)
and
CSCR=0x33F30307 (to use DIV3 as it is by default and AHBDIV=11)
or
CSCR=0x33F30207 (to use DIV3 as it is by default and AHBDIV=10 to slow down AHB)
and I discovered that this configuration (both of CSCR) works properly
on some boards, while on other boards (same uC-Memories core but different
peripherals and power supply) the system starts and hangs continuously
as I described in my first post.
So, at the end, I think that my settings to speed up the uC core @400MHz
are correct but probably I have a power supply problem on one of the
products I'm working on!
I'll investigate this and inform the list if it's not so...
Thanks for the support, also thanks to Juergen for his suggestions.
Ciao,
I.


-- 
"Don't find fault, find a remedy."
(Henry Ford)

_______________________________________________
barebox mailing list
barebox@xxxxxxxxxxxxxxxxxxx
http://lists.infradead.org/mailman/listinfo/barebox


[Index of Archives]     [Linux Embedded]     [Linux USB Devel]     [Linux Audio Users]     [Yosemite News]     [Linux Kernel]     [Linux SCSI]     [XFree86]

  Powered by Linux