On 12/01, Boris Brezillon wrote: > bcm2835_pll_divider_off() is resetting the divider field in the A2W reg > to zero when disabling the clock. > > Make sure we preserve this value by reading the previous a2w_reg value > first and ORing the result with A2W_PLL_CHANNEL_DISABLE. > > Signed-off-by: Boris Brezillon <boris.brezillon@xxxxxxxxxxxxxxxxxx> > Fixes: 41691b8862e2 ("clk: bcm2835: Add support for programming the audio domain clocks") > Cc: <stable@xxxxxxxxxxxxxxx> > --- Applied to clk-next -- Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, a Linux Foundation Collaborative Project -- To unsubscribe from this list: send the line "unsubscribe stable" in the body of a message to majordomo@xxxxxxxxxxxxxxx More majordomo info at http://vger.kernel.org/majordomo-info.html