Re: [patch] Niagara1 Perfcounter Accesses

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



From: Vince Weaver <vince@xxxxxxxxxx>
Date: Wed, 22 Apr 2009 15:40:42 -0400 (EDT)

> Add proper Niagara1 perfcounter accesses.
> 
> When trying to track down the hang-on-boot NMI problem on my
> T1 system, I noticed that Niagara2 performance counter accesses
> were being done, even though I only have a Niagara1 system.
> This means "undefined" bits were being written to in the
> performance counter register.
> 
> This patch does not fix the hang, but it's possibly the right thing
> to do anyway.
> 
> Signed-off-by: Vince Weaver <vince@xxxxxxxxxx>

The code is correct as written.

The way the counters are being accessed currently on Niagara1
is harmless, and works.  I've tested it.

--
To unsubscribe from this list: send the line "unsubscribe sparclinux" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html

[Index of Archives]     [Kernel Development]     [DCCP]     [Linux ARM Development]     [Linux]     [Photo]     [Yosemite Help]     [Linux ARM Kernel]     [Linux SCSI]     [Linux x86_64]     [Linux Hams]

  Powered by Linux