On 12/15/2014 10:03 AM, Aleksey Makarov wrote:
These patches fix some issues in the Cavium Octeon code and
introduce some partial support for Octeon III and little-endian.
We will be sending a second revision of these to improve the patches as
per some of feedback received.
David Daney
Aleksey Makarov (1):
MIPS: OCTEON: Delete unused COP2 saving code
Chandrakala Chavva (1):
MIPS: OCTEON: Use correct instruction to read 64-bit COP0 register
David Daney (12):
MIPS: OCTEON: Save/Restore wider multiply registers in OCTEON III CPUs
MIPS: OCTEON: Fix FP context save.
MIPS: OCTEON: Save and restore CP2 SHA3 state
MIPS: Remove unneeded #ifdef __KERNEL__ from asm/processor.h
MIPS: OCTEON: Implement the core-16057 workaround
MIPS: OCTEON: Don't do acknowledge operations for level triggered
irqs.
MIPS: OCTEON: Add ability to used an initrd from a named memory block.
MIPS: OCTEON: Add little-endian support to asm/octeon/octeon.h
MIPS: OCTEON: Implement DCache errata workaround for all CN6XXX
MIPS: OCTEON: Update octeon-model.h code for new SoCs.
MIPS: OCTEON: Add register definitions for OCTEON III reset unit.
MIPS: OCTEON: Handle OCTEON III in csrc-octeon.
arch/mips/cavium-octeon/csrc-octeon.c | 10 +
arch/mips/cavium-octeon/octeon-irq.c | 45 ++-
arch/mips/cavium-octeon/setup.c | 81 +++-
arch/mips/include/asm/bootinfo.h | 1 +
.../asm/mach-cavium-octeon/kernel-entry-init.h | 22 +
arch/mips/include/asm/mach-cavium-octeon/war.h | 3 +
arch/mips/include/asm/octeon/cvmx-rst-defs.h | 441 +++++++++++++++++++++
arch/mips/include/asm/octeon/octeon-model.h | 65 ++-
arch/mips/include/asm/octeon/octeon.h | 148 +++++--
arch/mips/include/asm/processor.h | 8 +-
arch/mips/include/asm/ptrace.h | 4 +-
arch/mips/kernel/asm-offsets.c | 1 +
arch/mips/kernel/octeon_switch.S | 218 ++++++----
arch/mips/kernel/setup.c | 19 +-
arch/mips/mm/uasm.c | 2 +-
15 files changed, 935 insertions(+), 133 deletions(-)
create mode 100644 arch/mips/include/asm/octeon/cvmx-rst-defs.h
