about udelay in mips

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



hi all:
If i trace source in the correct place, I found udelay(100) is
implemented as a loop which decrease 1 per iteration until the count,
100, as 0.
What makes me confused is since the speed of cpus are different and
that will make udelay not precise on different platform, right?

-- 
Regards,
miloody



[Index of Archives]     [Linux MIPS Home]     [LKML Archive]     [Linux ARM Kernel]     [Linux ARM]     [Linux]     [Git]     [Yosemite News]     [Linux SCSI]     [Linux Hams]

  Powered by Linux