How is interrupt handling on MIPS SMP?

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



How dose interrupt be handled on SMP build on MIPS architecture? Does
mips-linux support SMP?



[Index of Archives]     [Linux MIPS Home]     [LKML Archive]     [Linux ARM Kernel]     [Linux ARM]     [Linux]     [Git]     [Yosemite News]     [Linux SCSI]     [Linux Hams]

  Powered by Linux