Re: [PATCH 15/36] Probe for Cavium OCTEON CPUs.

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On Wed, Oct 29, 2008 at 09:18:07AM -0700, David Daney wrote:

> Acked-by: David Daney <ddaney@xxxxxxxxxxxxxxxxxx>
>
> This seems sane to me assuming that alchemy, sibyte, sandcraft, nxp, and  
> broadcom all have standard mips{32,64} watch registers (i.e., if the  
> watch bit in config1 is set the registers have mips semantics).

The watch bit is a standard feature of the MIPS R1/R2 architecture.  What
Sandcraft did was bascially an RM7000 clone with some extensions.  I'm
still trying to track somebody who could verify the correctness of that
code as I don't have Sandcraft docs ...

  Ralf


[Index of Archives]     [Linux MIPS Home]     [LKML Archive]     [Linux ARM Kernel]     [Linux ARM]     [Linux]     [Git]     [Yosemite News]     [Linux SCSI]     [Linux Hams]

  Powered by Linux