Re: [PATCH] Add code to determine the L2 cache size on Sibyte 1250/112x processors.

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

To: Andrew Sharp <andy.sharp@xxxxxxxxxx>
Subject: Re: [PATCH] Add code to determine the L2 cache size on Sibyte 1250/112x processors.
From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
Date: Mon, 3 Dec 2007 19:20:10 +0000
Cc: linux-mips@xxxxxxxxxxxxxx
In-reply-to: <20071203175601.GA26533@xxxxxxxxxx>
User-agent: Mutt/1.5.17 (2007-11-01)

On Mon, Dec 03, 2007 at 09:56:11AM -0800, Andrew Sharp wrote:

>  arch/mips/mm/c-sb1.c                 |   70 ++++++++++++++++++++++++++++++++++

c-sb1.c does no longer exist.  The functionality was folded into c-r4k.c
and at the same time alot of insanity aka pass 1 workarounds dropped.

  Ralf

Follow-Ups:
- Re: [PATCH] Add code to determine the L2 cache size on Sibyte 1250/112x processors.
  - From: Andrew Sharp

References:
- [PATCH] Add code to determine the L2 cache size on Sibyte 1250/112x processors.
  - From: Andrew Sharp

Prev by Date: Re: [PATCH] Add support for SB1 hardware watchdog.
Next by Date: Re: [PATCH] Add support for SB1 hardware watchdog.
Previous by thread: [PATCH] Add code to determine the L2 cache size on Sibyte 1250/112x processors.
Next by thread: Re: [PATCH] Add code to determine the L2 cache size on Sibyte 1250/112x processors.
Index(es):
- Date
- Thread

[Index of Archives] [Linux MIPS Home] [LKML Archive] [Linux ARM Kernel] [Linux ARM] [Linux] [Git] [Yosemite News] [Linux SCSI] [Linux Hams]

Powered by Linux