Context switches & interrupts affecting cache?

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

To: linux-mips@xxxxxxxxxxxxxx
Subject: Context switches & interrupts affecting cache?
From: "Mohamed Bamakhrama" <bamakhrama@xxxxxxxxx>
Date: Fri, 3 Aug 2007 12:59:41 +0200
Reply-to: bamakhrama@xxxxxxxxx

Hi all,
I have one question regarding context switches between user and kernel
modes and interrupts. Do they invalidate the I-cache or D-cache?

Best regards,

-- 
Mohamed

Follow-Ups:
- Re: Context switches & interrupts affecting cache?
  - From: Ralf Baechle

Prev by Date: Re: Generic clk.h wrappers? [Was: Re: [PATCH 1/3] powerpc clk.h interface for platforms]
Next by Date: reg : SM722 Linux driver
Previous by thread: [PATCH 4/5] Use -Werror on TX39/TX49 boards
Next by thread: Re: Context switches & interrupts affecting cache?
Index(es):
- Date
- Thread

[Index of Archives] [Linux MIPS Home] [LKML Archive] [Linux ARM Kernel] [Linux ARM] [Linux] [Git] [Yosemite News] [Linux SCSI] [Linux Hams]

Powered by Linux