Re: How to configure the cache size in r4000

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On Sun, Jan 11, 2004 at 12:48:28PM +0000, karthikeyan natarajan wrote:

>     The cache size is modified by setting the IC/DC
> bits in the 'config' register. Seems they are set only
> by the hardware during the processor reset. And also,
> those bits are mentioned as read only bits..
>    Could you please let me know how can we instruct 
> the hardware to do so. Can we do this via s/w?.

You can't.  These bits are hardwired to indicate the cache size which is
8k per primary cache on the R4000.

  Ralf


[Index of Archives]     [Linux MIPS Home]     [LKML Archive]     [Linux ARM Kernel]     [Linux ARM]     [Linux]     [Git]     [Yosemite News]     [Linux SCSI]     [Linux Hams]

  Powered by Linux