A small question.. 1.my understanding of wired tlb entries mean set of address translations that i always want to be present throughout the system is on , irrespective of asid's/tlb flush , examplesake pci io/mem window ...is this right? 2.can i acheive the same by using the global bit from entrylo0 and entrylo1. Best Regards, Ashish Anand
