Re: [patch] Cobalt IRQ handler CP0 interlock?

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On Thu, Feb 20, 2003 at 06:31:02PM +0100, Maciej W. Rozycki wrote:

>  Does Cobalt have a processor that implements its pipeline differently or
> interlocks on CP0 loads?  If not, I'll apply the following fix. 

Mfc0 doesn't need a nops on any R4000 class CPU I know of.

  Ralf


[Index of Archives]     [Linux MIPS Home]     [LKML Archive]     [Linux ARM Kernel]     [Linux ARM]     [Linux]     [Git]     [Yosemite News]     [Linux SCSI]     [Linux Hams]

  Powered by Linux