Re: [PATCH v4 1/2] dt-bindings: pci: tegra: Update for per-lane PHYs

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On Mon, Apr 11, 2016 at 11:38:49AM -0600, Stephen Warren wrote:
> On 04/08/2016 10:13 AM, Thierry Reding wrote:
> > From: Thierry Reding <treding@xxxxxxxxxx>
> > 
> > Changes to the pad controller device tree binding have required that
> > each lane be associated with a separate PHY. Update the PCI host bridge
> > device tree binding to allow each root port to define the list of PHYs
> > required to drive the lanes associated with it.
> 
> I think the feedback I gave on v3 still applies here (I'm talking about the
> comments on the patch, not the commit description).
> 
> http://www.spinics.net/lists/linux-pci/msg49718.html

Apologies, I had missed those when going over review comments. I think
I've addressed all of them now, or provided rationale for why the code
and binding are the way they are.

I'll be sending out a v5 soon, hopefully that will have addressed any
outstanding concerns.

Thierry

Attachment: signature.asc
Description: PGP signature


[Index of Archives]     [ARM Kernel]     [Linux ARM]     [Linux ARM MSM]     [Linux USB Devel]     [Video for Linux]     [Linux Audio Users]     [Yosemite News]     [Linux Kernel]     [Linux SCSI]

  Powered by Linux