Re: [PATCH v2] spi: bcm2835: Enable shared interrupt support

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On 2020-06-05 14:20, Mark Brown wrote:
On Fri, Jun 05, 2020 at 12:34:36PM +0100, Robin Murphy wrote:
On 2020-06-04 22:28, Florian Fainelli wrote:

For the BCM2835 case which is deemed performance critical, we would like
to continue using an interrupt handler which does not have the extra
comparison on BCM2835_SPI_CS_INTR.

FWIW, if I'm reading the patch correctly, then with sensible codegen that
"overhead" should amount to a bit test on a live register plus a not-taken
conditional branch - according to the 1176 TRM that should add up to a
whopping 2 cycles. If that's really significant then I'd have to wonder
whether you want to be at the mercy of the whole generic IRQ stack at all,
and should perhaps consider using FIQ instead.

Yes, and indeed the compiler does seem to manage that.  It *is* non-zero
overhead though.

True, but so's the existing level of pointer-chasing indirection that with some straightforward refactoring could be taken right out of the critical path and confined to just the conditional complete() call. That's the kind of thing leaving me unconvinced that this is code where every single cycle counts ;)

Robin.



[Index of Archives]     [Linux Kernel]     [Linux ARM (vger)]     [Linux ARM MSM]     [Linux Omap]     [Linux Arm]     [Linux Tegra]     [Fedora ARM]     [Linux for Samsung SOC]     [eCos]     [Linux Fastboot]     [Gcc Help]     [Git]     [DCCP]     [IETF Announce]     [Security]     [Linux MIPS]     [Yosemite Campsites]

  Powered by Linux