From: Thor Thayer <tthayer@xxxxxxxxxxxxxxxxxxxxx> Altera's Arria10 SoC requires that all write accesses of APB peripherals be 32-bit. The DesignWare documentation indicates this change is supported by the design. Request for Testing: Please test on legacy DesignWare SPI platforms. If a problem is discovered, please reply to this thread. Thor Thayer (1): spi: dw-spi: Convert 16bit accesses to 32bit accesses drivers/spi/spi-dw-mid.c | 10 +++++----- drivers/spi/spi-dw.c | 24 ++++++++++++------------ drivers/spi/spi-dw.h | 10 ---------- 3 files changed, 17 insertions(+), 27 deletions(-) -- 1.7.9.5 -- To unsubscribe from this list: send the line "unsubscribe linux-spi" in the body of a message to majordomo@xxxxxxxxxxxxxxx More majordomo info at http://vger.kernel.org/majordomo-info.html
[PATCHv5] spi: Convert DesignWare SPI driver to 32-bit accesses
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
- Subject: [PATCHv5] spi: Convert DesignWare SPI driver to 32-bit accesses
- From: <tthayer@xxxxxxxxxxxxxxxxxxxxx>
- Date: Thu, 12 Mar 2015 14:19:30 -0500
- Authentication-results: kernel.org; dkim=none (message not signed) header.d=none;
- Follow-Ups:
- Prev by Date: Re: [PATCH] spi: sh-msiof: Fix limit maximum word transfer size of FIFO size
- Next by Date: [PATCHv5] spi: dw-spi: Convert 16bit accesses to 32bit accesses
- Previous by thread: [PATCH] spi: sh-msiof: Fix limit maximum word transfer size of FIFO size
- Next by thread: [PATCHv5] spi: dw-spi: Convert 16bit accesses to 32bit accesses
- Index(es):
 |