On Wed, Apr 16, 2014 at 01:09:39PM -0700, Jane Wan wrote: > Make FSL eSPI CSnBEF and CSnAFT fields in ESPI_SPMODEn registers > (n=0,1,2,3) configurable through device tree. Applied, thanks.
Attachment:
signature.asc
Description: Digital signature
Re: [PATCH] Configure FSL eSPI CSBEF and CSAFT
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
- Subject: Re: [PATCH] Configure FSL eSPI CSBEF and CSAFT
- From: Mark Brown <broonie@xxxxxxxxxx>
- Date: Wed, 16 Apr 2014 22:05:28 +0100
- In-reply-to: <1397678979-7655-1-git-send-email-Jane.Wan@gainspeed.com>
- User-agent: Mutt/1.5.23 (2014-03-12)
- References:
- [PATCH] Configure FSL eSPI CSBEF and CSAFT
- From: Jane Wan
- [PATCH] Configure FSL eSPI CSBEF and CSAFT
- Prev by Date: [PATCH] Configure FSL eSPI CSBEF and CSAFT
- Next by Date: [PATCH 2/2] spi/pxa2xx-pci: Pass host clock rate info from PCI glue layer
- Previous by thread: [PATCH] Configure FSL eSPI CSBEF and CSAFT
- Next by thread: [PATCH 0/2] Add PCI mode support for BayTrail LPSS SPI
- Index(es):
 |