Andre Przywara wrote:
Yeah, I was interested in that scenario too, because the SBSA spec
actually speaks of 32-bit registers and vendors may implement it
strictly as that. Still waiting for actual failure reports on this
before I wanted to push a fix, though.
What do you mean by failure reports? Our hardware generates an SError
if you try to access the PL011 registers with 8-bit or 16-bit reads or
writes.
We have an internal patch
that replaces all of the read/write routines with vendor function calls.
I would need to refactor our patch on top of yours.
But wouldn't Jun's patch address this more easily, because it wraps
every call already? TBH I found this change the most interesting.
Yes, but I think it changes a lot of things unnecessarily, like the
register names.
--
Sent by an employee of the Qualcomm Innovation Center, Inc.
The Qualcomm Innovation Center, Inc. is a member of the
Code Aurora Forum, hosted by The Linux Foundation.
--
To unsubscribe from this list: send the line "unsubscribe linux-serial" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
