Re: UART IRQ over SMP

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On Mon, Mar 04, 2013 at 11:18:53AM +0200, Noam Camus wrote:
> Hello 
> 
> I got my UART IRQ line hardwired to CPU0. 
> However CPU1 (due to scheduler balancing I presume) is used for calling the request_irq() from 8250.c.
> By doing that the "chip" irq_enable() is unmasking UART IRQ line of CPU1 and not CPU0.
> Now I do not get UART interrupts since they are masked at CPU0.
> 
> I tried to unmask CPU0 UART IRQ line by default at early boot.
> Once I do that I get some spurious interrupt that handle_level_irq() leaves masked.
> It is because I did not register any action yet with the request_irq().
> 
> Is there known way for dealing with such scenario?

You need to fix your irq handling code for your platform, this isn't a
UART issue at all.

good luck,

greg k-h
--
To unsubscribe from this list: send the line "unsubscribe linux-serial" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html


[Index of Archives]     [Kernel Newbies]     [Security]     [Netfilter]     [Bugtraq]     [Linux PPP]     [Linux FS]     [Yosemite News]     [MIPS Linux]     [ARM Linux]     [Linux Security]     [Linux RAID]     [Samba]     [Video 4 Linux]     [Linmodem]     [Device Mapper]     [Linux Kernel for ARM]

  Powered by Linux