Re: [PATCH v2 00/20] Add minimal Tensor/GS101 SoC support and Oriole/Pixel6 board

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



Hi, all

I wanted to inquire about how do you all feel about calling this SoC by the Google "gs101" name.

I believe the proper name for it should be the actual Samsung name, written in the silicon and reported in the Chip ID hardware: Exynos9845. This also touches the Tensor G2 (Exynos9855), Tensor G3 (Exynos9865), and possibly the "Tesla" SoCs.

I do not think the Linux kernel should be a marketing material: it should reflect reality. The chip is almost 100% composed of Samsung Exynos IP blocks and should be called that way.

Yours,

- Markuss

On 10/11/23 01:49, Peter Griffin wrote:
Hi folks,

Firstly, thanks to everyone who reviewed the v1 series! V2 incorporates all
the review feedback received so far.

This series adds initial SoC support for the GS101 SoC and also initial board
support for Pixel 6 phone (Oriole).

The gs101 / Tensor SoC is also used in Pixel6a (bluejay) and Pixel 6 Pro
(raven) phones. Currently DT is added for the gs101 SoC and Oriole.
As you can see from the patches the SoC is based on a Samsung Exynos SoC,
and therefore lots of the low level Exynos drivers can be re-used.

The support added in this series consists of:
* cpus
* pinctrl
* some CCF implementation
* watchdog
* uart
* gpio

This is enough to boot through to a busybox initramfs and shell using an
upstream kernel though :) More platform support will be added over the
following weeks and months.

Note 1: I've removed the dtbo overlay from v2 submission and will re-submit once
I have appropriate documentation for it.

Note 2: I've left the bootargs in dts with earlycon for now, for two reasons.
1) The bootloader hangs if bootargs isn't present in the dtb as it tries to
re-write this with additional bootargs.
2) there is a issue whereby the full serial console doesn't come up properly
if earlycon isn't also specified. This issue needs further investigation.

Note 3: In `dt-bindings: pinctrl: samsung: add google,gs101-pinctrl compatible`
I tried to narrow the interrupts check to google,gs101-pinctrl but I still see
a warning:
gs101-oriole.dtb: pinctrl@174d0000: interrupts: [[0, 0, 4],[..] is too long

If anyone can educate me on what I've done wrong here it would be most
appreciated!

kind regards,

Peter.

Changes since v1:
  - Remove irq/gs101.h and replace macros with irq numbers globally
  - exynos-pmu - keep alphabetical order
  - add cmu_apm to clock bindings documentation
  - sysreg bindings - remove superfluous `google,gs101-sysreg`
  - watchdog bindings - Alphanumerical order, update gs201 comment
  - samsung,pinctrl.yaml - add new "if:then:else:" to narrow for google SoC
  - samsung,pinctrl-wakeup-interrupt.yaml - Alphanumerical order
  - samsung,pinctrl- add google,gs101-wakeup-eint compatible
  - clk-pll: fixup typos
  - clk-gs101: fix kernel test robot warnings (add 2 new clocks,dividers,gate)
  - clk-gs101: fix alphabetical order
  - clk-gs101: cmu_apm: fixup typo and missing empty entry
  - clk-gs101: cmu_misc: remove clocks that were being registerred twice
  - pinctrl: filter sel: rename/reorder variables, add comment for FLTCON bitfield
  - pinctrl: filter sel: avoid setting reserved bits by loop over FLTCON1 pins as well
  - pinctrl: gs101: rename bank_type_6/7 structs to be more specific, split from filter
  - watchdog: s3c2410_wdt: remove dev_info prints
  - gs101.dtsi/oriole.dts: order by unit node, remove underscores from node name, blank lines
    add SoC node, split dts and dtsi into separate patches, remove 'DVT' suffix
  - gs101-oriole.dtso: Remove overlay until board_id is documented properly
  - Add GS101_PIN_* macros to gs101-pinctrl.h instead of using Exynos ones
  - gpio-keys: update linux,code to use input-event-code macros
  - add dedicated gs101-uart compatible

Peter Griffin (20):
   dt-bindings: soc: samsung: exynos-pmu: Add gs101 compatible
   dt-bindings: clock: Add Google gs101 clock management unit bindings
   dt-bindings: soc: google: exynos-sysreg: add dedicated SYSREG
     compatibles to GS101
   dt-bindings: watchdog: Document Google gs101 & gs201 watchdog bindings
   dt-bindings: arm: google: Add bindings for Google ARM platforms
   dt-bindings: pinctrl: samsung: add google,gs101-pinctrl compatible
   dt-bindings: pinctrl: samsung: add gs101-wakeup-eint compatible
   dt-bindings: serial: samsung: Add google-gs101-uart compatible
   clk: samsung: clk-pll: Add support for pll_{0516,0517,518}
   clk: samsung: clk-gs101: Add cmu_top registers, plls, mux and gates
   clk: samsung: clk-gs101: add CMU_APM support
   clk: samsung: clk-gs101: Add support for CMU_MISC clock unit
   pinctrl: samsung: Add filter selection support for alive banks
   pinctrl: samsung: Add gs101 SoC pinctrl configuration
   watchdog: s3c2410_wdt: Add support for Google tensor SoCs
   tty: serial: samsung: Add gs101 compatible and SoC data
   arm64: dts: google: Add initial Google gs101 SoC support
   arm64: dts: google: Add initial Oriole/pixel 6 board support
   arm64: defconfig: Enable Google Tensor SoC
   MAINTAINERS: add entry for Google Tensor SoC

  .../devicetree/bindings/arm/google.yaml       |   46 +
  .../bindings/clock/google,gs101-clock.yaml    |  125 +
  .../samsung,pinctrl-wakeup-interrupt.yaml     |    2 +
  .../bindings/pinctrl/samsung,pinctrl.yaml     |   19 +
  .../bindings/serial/samsung_uart.yaml         |    2 +
  .../bindings/soc/samsung/exynos-pmu.yaml      |    2 +
  .../soc/samsung/samsung,exynos-sysreg.yaml    |    6 +
  .../bindings/watchdog/samsung-wdt.yaml        |   10 +-
  MAINTAINERS                                   |   10 +
  arch/arm64/Kconfig.platforms                  |    6 +
  arch/arm64/boot/dts/Makefile                  |    1 +
  arch/arm64/boot/dts/google/Makefile           |    4 +
  arch/arm64/boot/dts/google/gs101-oriole.dts   |   79 +
  arch/arm64/boot/dts/google/gs101-pinctrl.dtsi | 1275 ++++++++++
  arch/arm64/boot/dts/google/gs101-pinctrl.h    |   32 +
  arch/arm64/boot/dts/google/gs101.dtsi         |  503 ++++
  arch/arm64/configs/defconfig                  |    1 +
  drivers/clk/samsung/Kconfig                   |    9 +
  drivers/clk/samsung/Makefile                  |    2 +
  drivers/clk/samsung/clk-gs101.c               | 2164 +++++++++++++++++
  drivers/clk/samsung/clk-pll.c                 |    9 +-
  drivers/clk/samsung/clk-pll.h                 |    3 +
  .../pinctrl/samsung/pinctrl-exynos-arm64.c    |  163 ++
  drivers/pinctrl/samsung/pinctrl-exynos.c      |   84 +-
  drivers/pinctrl/samsung/pinctrl-exynos.h      |   41 +
  drivers/pinctrl/samsung/pinctrl-samsung.c     |    4 +
  drivers/pinctrl/samsung/pinctrl-samsung.h     |   24 +
  drivers/tty/serial/samsung_tty.c              |   12 +
  drivers/watchdog/s3c2410_wdt.c                |  104 +-
  include/dt-bindings/clock/google,gs101.h      |  232 ++
  30 files changed, 4961 insertions(+), 13 deletions(-)
  create mode 100644 Documentation/devicetree/bindings/arm/google.yaml
  create mode 100644 Documentation/devicetree/bindings/clock/google,gs101-clock.yaml
  create mode 100644 arch/arm64/boot/dts/google/Makefile
  create mode 100644 arch/arm64/boot/dts/google/gs101-oriole.dts
  create mode 100644 arch/arm64/boot/dts/google/gs101-pinctrl.dtsi
  create mode 100644 arch/arm64/boot/dts/google/gs101-pinctrl.h
  create mode 100644 arch/arm64/boot/dts/google/gs101.dtsi
  create mode 100644 drivers/clk/samsung/clk-gs101.c
  create mode 100644 include/dt-bindings/clock/google,gs101.h




[Index of Archives]     [Linux SoC Development]     [Linux Rockchip Development]     [Linux for Synopsys ARC Processors]    
  • [Linux on Unisoc (RDA Micro) SoCs]     [Linux Actions SoC]     [Linux USB Development]     [Video for Linux]     [Linux Audio Users]     [Linux SCSI]     [Yosemite News]

  •   Powered by Linux