Hi Krzysztof, On Mon, 10 Feb 2020 at 19:26, Krzysztof Kozlowski <krzk@xxxxxxxxxx> wrote: > > On Mon, Feb 10, 2020 at 10:51:05AM +0000, Anand Moon wrote: > > Long time ago I tried to add suspend clk for dwc3 phy > > which was wrong appoch, see below. > > > > [0] https://lore.kernel.org/patchwork/patch/837635/ > > [1] https://lore.kernel.org/patchwork/patch/837636/ > > > Thanks for your review comments. > You ignored parts of my review from these previous patches. I asked for > describing WHY are you doing this and WHAT problem are you trying to > solve. I asked for this multiple times. Unfortunately I cannot find the > answers to my questions in this patchset... > > Best regards, > Krzysztof I dont know how to resolve this issue, but I want to re-post some of my changes back for review. let me try again. My future goal is to add #power-domain for FSYS and FSYS2 which I am trying to resolve some issue. Also add run-time power management for USB3 drivers. Here is the clk diagram for FSYS clk as per Exynos5422 user manual. [0] https://imgur.com/gallery/zAiBoyh As per the USB 3.0 Architecture T I. 2.13.1 PHY Power Management The SS PHY has power states P0, P1, P2, and P3, corresponding to the SS LPM states of U0, U1, U2,and U3. In the P3 state,SS PHY does not drive the default functional clock,instead, the *susp_clk* is used in its place. So enable the suspend clk help control the power management states for the DWC3 controller. -Anand
