The bus_mscl OPP table has been aligned to the new parent rate. This patch
sets the proper parents in the clock tree and picks the init frequency
before the devfreq governor starts working. It sets also parent rate (MPLL
to 600MHz).
Signed-off-by: Lukasz Luba <l.luba@xxxxxxxxxxxxxxxxxxx>
---
arch/arm/boot/dts/exynos5422-odroid-core.dtsi | 10 +++++++++-
1 file changed, 9 insertions(+), 1 deletion(-)
diff --git a/arch/arm/boot/dts/exynos5422-odroid-core.dtsi b/arch/arm/boot/dts/exynos5422-odroid-core.dtsi
index 198e33cf115f..990fe03fce75 100644
--- a/arch/arm/boot/dts/exynos5422-odroid-core.dtsi
+++ b/arch/arm/boot/dts/exynos5422-odroid-core.dtsi
@@ -103,7 +103,8 @@
&bus_gen {
devfreq = <&bus_wcore>;
assigned-clocks = <&clock CLK_MOUT_ACLK266>,
- <&clock CLK_DOUT_ACLK266>, <&clock CLK_FOUT_MPLL>;
+ <&clock CLK_DOUT_ACLK266>,
+ <&clock CLK_FOUT_MPLL>;
assigned-clock-parents = <&clock CLK_MOUT_SCLK_MPLL>;
assigned-clock-rates = <0>, <300000000>,<600000000>;
status = "okay";
@@ -155,6 +156,13 @@
&bus_mscl {
devfreq = <&bus_wcore>;
+ assigned-clocks = <&clock CLK_MOUT_ACLK400_MSCL>,
+ <&clock CLK_MOUT_SW_ACLK400_MSCL>,
+ <&clock CLK_DOUT_ACLK400_MSCL>,
+ <&clock CLK_FOUT_DPLL>;
+ assigned-clock-parents = <&clock CLK_MOUT_SCLK_DPLL>,
+ <&clock CLK_DOUT_ACLK400_MSCL>;
+ assigned-clock-rates = <0>, <0>, <400000000>, <1200000000>;
status = "okay";
};
--
2.17.1
