Add support for the Z2 (Cortex-A53 System CPU) clock on R-Car V3H, which
uses a fixed SYS-CPU divider.
Signed-off-by: Geert Uytterhoeven <geert+renesas@xxxxxxxxx>
---
Note that the BSP went to great lengths to describe this clock as a
programmable Z clock, like on most other R-Car Gen3 SoCs, but add a
quirk to the Z clock driver to use a fixed divider when running on
R-Car V3H.
According to R-Car Series, 3rd Generation Hardware User’s Manual Rev.
2.30 and earlier, the SYS-CPU divider on R-Car V3H is a fixed divider.
Furthermore, the Frequency control register C, which is used on other
SoCs to control the SYS-CPU divider, is documented not to exist (but
empirical evidence shows that it does exist, and that the Z2FC field
works as expected).
---
drivers/clk/renesas/r8a77980-cpg-mssr.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/clk/renesas/r8a77980-cpg-mssr.c b/drivers/clk/renesas/r8a77980-cpg-mssr.c
index 6dc63eaf115566f9..bac92c606d0bf808 100644
--- a/drivers/clk/renesas/r8a77980-cpg-mssr.c
+++ b/drivers/clk/renesas/r8a77980-cpg-mssr.c
@@ -72,6 +72,7 @@ static const struct cpg_core_clk r8a77980_core_clks[] __initconst = {
DEF_RATE(".oco", CLK_OCO, 32768),
/* Core Clock Outputs */
+ DEF_FIXED("z2", R8A77980_CLK_Z2, CLK_PLL2, 4, 1),
DEF_FIXED("ztr", R8A77980_CLK_ZTR, CLK_PLL1_DIV2, 6, 1),
DEF_FIXED("ztrd2", R8A77980_CLK_ZTRD2, CLK_PLL1_DIV2, 12, 1),
DEF_FIXED("zt", R8A77980_CLK_ZT, CLK_PLL1_DIV2, 4, 1),
--
2.34.1
