Re: [Query] : PCIe - Endpoint Function

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



Hi Kishon,

On Thu, Oct 10, 2019 at 12:32 PM Kishon Vijay Abraham I <kishon@xxxxxx> wrote:
>
> Hi Prabhakar,
>
> On 10/10/19 4:57 PM, Lad, Prabhakar wrote:
> > Hello,
> >
> > I am currently working on adding pcie-endpoint support for a
> > controller, this controller doesn't support outbound- inbound address
> > translations, it has 1-1 mapping between the CPU and PCI addresses,
> > the current endpoint framework is based on  outbound-inbound
> > translations, what is the best approach to add this support, or is
> > there any WIP already for it ?
>
> How will the endpoint access host buffer without outbound ATU? I assume the PCI
> address reserved for endpoint is not the full 32-bit or 64-bit address space?
> In that case, the endpoint cannot directly access the host buffer (unless the
> host already knows the address space of the endpoint and gives the endpoint an
> address in its OB address space).
>
for the address translation to happen on the endpoint I have to
program the local cpu address prior to start of link,
Yes the host somehow has to know the address space of endpoint and
pass it to the endpoint.

Cheers,
--Prabhakar Lad



[Index of Archives]     [DMA Engine]     [Linux Coverity]     [Linux USB]     [Video for Linux]     [Linux Audio Users]     [Yosemite News]     [Linux Kernel]     [Linux SCSI]     [Greybus]

  Powered by Linux