On Tue, May 7, 2013 at 3:28 PM, Benjamin Herrenschmidt <benh@xxxxxxxxxxxxxxxxxxx> wrote: > On Tue, 2013-05-07 at 15:17 -0700, Yinghai Lu wrote: >> For x86 8 sockets or 32 sockets system that will have one root bus per socket, >> They may have some root buses do not have mmio non-pref range. > > That seems very odd. Most device registers are non-prefetchable. I know > of no adapter today that would work in a prefetchable-only environment. FC/10G/FCoE from Qlogic and Emulex can be used with 64bit mmio-pref only. pci bridge will only support 32bit non-pref mmio, so we have them under 4G, and it could be only 2G at most. x86 32 socket system, we may need to leave more mmiol for only several sockets to make them work with cards that does not support mmio 64 bit pref. we can always have enough 64bit mmio pref above 4G.... > > Are you sure that isn't the other way around ? > > Regarding your 3.10 patches, me and Gavin will test your v3 later today > (ASAP) and will give you an Ack if they work, in which case they should > hit Linus as soon as Bjorn is comfortable with :-) Thanks Yinghai -- To unsubscribe from this list: send the line "unsubscribe linux-pci" in the body of a message to majordomo@xxxxxxxxxxxxxxx More majordomo info at http://vger.kernel.org/majordomo-info.html
