Dear Stephen Warren, On Wed, 06 Feb 2013 11:22:35 -0700, Stephen Warren wrote: > > No.. PCI end devices are required to decode all 32 bits of address, > > less the bits requires for their allocation. So a device with 64 bytes > > of IO will match bits 31:6 and then use bits 5:0 for the internal > > register. > > Didn't Arnd say (earlier this thread) that PCI devices using IO BARs > were probably fairly legacy and hence might be buggy and might not obey > that rule? Now, I'd guess it's safe within the first 64k of IO space > though, so perhaps he was only talking about IO BAR bases >= 64k being > dubious? That would imply a device might only use bits 15:6 for matching > the BAR base and 5:0 for the internal register for a 64-byte BAR. The thing is that the existing PCIe support for earlier Marvell SoC families already use more than the first 64 KB to map the I/O BARs, and this hasn't apparently caused any problems. We're talking about PCIe support, not PCI, so I guess a lot of the very legacy devices are simply not part of the equation. Can't we simply agree on having a first implementation that does the simple thing, like the existing PCIe implementation for earlier Marvell SoC families, and improve that if it happens to be needed, depending on user feedback? Best regards, Thomas -- Thomas Petazzoni, Free Electrons Kernel, drivers, real-time and embedded Linux development, consulting, training and support. http://free-electrons.com -- To unsubscribe from this list: send the line "unsubscribe linux-pci" in the body of a message to majordomo@xxxxxxxxxxxxxxx More majordomo info at http://vger.kernel.org/majordomo-info.html
