On Tue, Feb 25, 2025 at 07:48:59AM +0800, Inochi Amaoto wrote: > On Mon, Feb 24, 2025 at 06:54:51PM +0000, Conor Dooley wrote: > > On Sat, Feb 22, 2025 at 08:34:10AM +0800, Inochi Amaoto wrote: > > > On Fri, Feb 21, 2025 at 05:01:41PM +0000, Conor Dooley wrote: > > > > On Fri, Feb 21, 2025 at 09:37:55AM +0800, Inochi Amaoto wrote: > > > > > The pcie controller on the SG2044 is designware based with > > > > > custom app registers. > > > > > > > > > > Add binding document for SG2044 PCIe host controller. > > > > > > > > > > Signed-off-by: Inochi Amaoto <inochiama@xxxxxxxxx> > > > > > --- > > > > > .../bindings/pci/sophgo,sg2044-pcie.yaml | 125 ++++++++++++++++++ > > > > > 1 file changed, 125 insertions(+) > > > > > create mode 100644 Documentation/devicetree/bindings/pci/sophgo,sg2044-pcie.yaml > > > > > > > > > > diff --git a/Documentation/devicetree/bindings/pci/sophgo,sg2044-pcie.yaml b/Documentation/devicetree/bindings/pci/sophgo,sg2044-pcie.yaml > > > > > new file mode 100644 > > > > > index 000000000000..040dabe905e0 > > > > > --- /dev/null > > > > > +++ b/Documentation/devicetree/bindings/pci/sophgo,sg2044-pcie.yaml > > > > > @@ -0,0 +1,125 @@ > > > > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > > > > > +%YAML 1.2 > > > > > +--- > > > > > +$id: http://devicetree.org/schemas/pci/sophgo,sg2044-pcie.yaml# > > > > > +$schema: http://devicetree.org/meta-schemas/core.yaml# > > > > > + > > > > > +title: DesignWare based PCIe Root Complex controller on Sophgo SoCs > > > > > + > > > > > +maintainers: > > > > > + - Inochi Amaoto <inochiama@xxxxxxxxx> > > > > > + > > > > > +description: |+ > > > > > + SG2044 SoC PCIe Root Complex controller is based on the Synopsys DesignWare > > > > > + PCIe IP and thus inherits all the common properties defined in > > > > > + snps,dw-pcie.yaml. > > > > > + > > > > > +allOf: > > > > > + - $ref: /schemas/pci/pci-host-bridge.yaml# > > > > > + - $ref: /schemas/pci/snps,dw-pcie.yaml# > > > > > + > > > > > +properties: > > > > > + compatible: > > > > > + const: sophgo,sg2044-pcie > > > > > + > > > > > + reg: > > > > > + items: > > > > > + - description: Data Bus Interface (DBI) registers > > > > > + - description: iATU registers > > > > > + - description: Config registers > > > > > + - description: Sophgo designed configuration registers > > > > > + > > > > > + reg-names: > > > > > + items: > > > > > + - const: dbi > > > > > + - const: atu > > > > > + - const: config > > > > > + - const: app > > > > > + > > > > > + clocks: > > > > > + items: > > > > > + - description: core clk > > > > > + > > > > > + clock-names: > > > > > + items: > > > > > + - const: core > > > > > + > > > > > + dma-coherent: true > > > > > > > > Why's this here? RISC-V is dma-coherent by default, with dma-noncoherent > > > > used to indicate systems/devices that are not. > > > > > > The PCIe is dma coherent, but the SoC itself is marked as > > > dma-noncoherent. > > > > By "the SoC itself", do you mean that the bus that this device is on is > > marked as dma-noncoherent? > > Yeah, I was told only PCIe device on SG2044 is dma coherent. > The others are not. > > > IMO, that should not be done if there are devices on it that are coherent. > > > > It is OK for me. But I wonder how to handle the non coherent device > in DT? Just Mark the bus coherent and mark all devices except the > PCIe device non coherent? Don't mark the bus anything (default is coherent) and mark the devices. That said, Is the PCIe controller actually on the same bus as the other devices? (Not talking about the same DT node, the actual bus in the device)
Attachment:
signature.asc
Description: PGP signature
